5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 触发器/锁存器> SN74AHCT74PWE4
SN74AHCT74PWE4 PDF预览

SN74AHCT74PWE4

更新时间： 2024-11-21 05:24:55
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
25页 962K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

SN74AHCT74PWE4 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：GREEN, PLASTIC, TSSOP-14针数：14
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.05Is Samacsys：N
系列：AHCT/VHCT/VTJESD-30 代码：R-PDSO-G14
JESD-609代码：e4长度：5 mm
负载电容（CL）：50 pF逻辑集成电路类型：D FLIP-FLOP
最大频率@ Nom-Sup：65000000 Hz最大I（ol）：0.008 A
湿度敏感等级：1位数：1
功能数量：2端子数量：14
最高工作温度：85 °C最低工作温度：-40 °C
输出极性：COMPLEMENTARY封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP14,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：5 V
传播延迟（tpd）：10 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：4.4 mm最小 fmax：80 MHz
Base Number Matches：1

SN74AHCT74PWE4 数据手册

 浏览型号SN74AHCT74PWE4的Datasheet PDF文件第2页浏览型号SN74AHCT74PWE4的Datasheet PDF文件第3页浏览型号SN74AHCT74PWE4的Datasheet PDF文件第4页浏览型号SN74AHCT74PWE4的Datasheet PDF文件第5页浏览型号SN74AHCT74PWE4的Datasheet PDF文件第6页浏览型号SN74AHCT74PWE4的Datasheet PDF文件第7页 
SN54AHCT74, SN74AHCT74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH CLEAR AND PRESET  
SCLS263N – DECEMBER 1995 – REVISED JULY 2003  
Inputs Are TTL-Voltage Compatible  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
SN54AHCT74 . . . J OR W PACKAGE  
SN74AHCT74 . . . D, DB, DGV, N, NS,  
OR PW PACKAGE  
SN74AHCT74 . . . RGY PACKAGE  
(TOP VIEW)  
SN54AHCT74 . . . FK PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
1CLR  
1D  
V
CC  
13 2CLR  
1
2
3
4
5
6
7
14  
1
14  
3
2
1 20 19  
18  
1D  
1CLK  
1PRE  
1Q  
13 2CLR  
2
3
4
5
6
2D  
1CLK  
NC  
4
5
6
7
8
12  
11  
10  
9
12  
11  
10  
9
1CLK  
1PRE  
1Q  
2D  
2D  
NC  
17  
16  
2CLK  
2PRE  
2Q  
2CLK  
2PRE  
2Q  
2CLK  
1PRE  
NC  
15 NC  
14  
9 10 11 12 13  
1Q  
1Q  
2PRE  
1Q  
8
7
8
GND  
2Q  
NC – No internal connection  
description/ordering information  
The ’AHCT74 dual positive-edge-triggered devices are D-type flip-flops.  
A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the  
other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time  
requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs  
at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval,  
data at the D input can be changed without affecting the levels at the outputs.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
QFN – RGY  
PDIP – N  
Tape and reel  
Tube  
SN74AHCT74RGYR  
SN74AHCT74N  
HB74  
SN74AHCT74N  
Tube  
SN74AHCT74D  
SOIC – D  
AHCT74  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74AHCT74DR  
SN74AHCT74NSR  
SN74AHCT74DBR  
SN74AHCT74PW  
SN74AHCT74PWR  
SN74AHCT74DGVR  
SNJ54AHCT74J  
–40°C to 85°C  
SOP – NS  
AHCT74  
HB74  
SSOP – DB  
TSSOP – PW  
HB74  
Tape and reel  
Tape and reel  
Tube  
TVSOP – DGV  
CDIP – J  
HB74  
SNJ54AHCT74J  
SNJ54AHCT74W  
SNJ54AHCT74FK  
–55°C to 125°C  
CFP – W  
Tube  
SNJ54AHCT74W  
SNJ54AHCT74FK  
LCCC – FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...25

中文翻译

下载PDF

与SN74AHCT74PWE4相关器件

型号 品牌 获取价格 描述 数据表
SN74AHCT74PWG4 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74PWLE TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74PWR TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74PWRE4 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74PWRG4 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74QDRG4Q1 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74QDRQ1 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74QPWRG4Q1 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74QPWRQ1 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74Q-Q1 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

与SN74AHCT74PWE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证