Datasheet > SN74AHCT74Q-Q1

SN74AHCT74Q-Q1

更新时间： 2024-09-28 12:22:47

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
10页	244K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74AHCT74Q-Q1 数据手册

ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇꢂ ꢃꢈ ꢉ ꢈꢊ

ꢋꢌꢄ ꢍ ꢎꢏ ꢀꢐ ꢇ ꢐꢑꢒ ꢉꢒꢋꢓ ꢒꢉꢇ ꢔꢐ ꢓ ꢓꢒ ꢔꢒꢋ ꢋꢉꢇ ꢕꢎ ꢒ ꢖ ꢍꢐ ꢎ ꢉꢖ ꢍꢏ ꢎ

ꢗ ꢐꢇ ꢅ ꢆꢍ ꢒꢄꢔ ꢄꢁꢋ ꢎ ꢔꢒ ꢀ ꢒꢇ

SGDS008B − MAY 1998 − REVISED APRIL 2008

D OR PW PACKAGE

(TOP VIEW)

Qualified for Automotive Applications

Inputs Are TTL-Voltage Compatible

EPIC (Enhanced-Performance Implanted

CMOS) Process

1CLR

2CLR

Latch-Up Performance Exceeds 250 mA Per

JESD 17

1CLK

1PRE

2CLK

10 2PRE

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

GND

description

The SN74AHCT74Q is a dual positive-edge-triggered D-type flip-flop.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the

other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time

requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs

at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval,

data at the D input can be changed without affecting the levels at the outputs.

{

ORDERING INFORMATION

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

‡

PACKAGE

SOIC − D

Tape and reel

SN74AHCT74QDRQ1

SN74AHCT74QPWRQ1

AHCT74Q

HB74Q

−40°C to 125°C

TSSOP − PW

†

‡

For the most current package and ordering information, see the Package Option Addendum at the end

of this document, or see the TI web site at http://www.ti.com.

Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

FUNCTION TABLE

INPUTS

OUTPUTS

PRE

CLR

CLK

↑

This configuration is unstable; that is, it does not

persist when PRE or CLR returns to its inactive

(high) level.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.

ꢎ

ꢔ

ꢏ

ꢧ

ꢋ

ꢢ

ꢌ

ꢆ

ꢠ

ꢇ

ꢡ

ꢐ

ꢛ

ꢏ

ꢙ

ꢁ

ꢚ

ꢋ

ꢄ

ꢇ

ꢄ

ꢘ

ꢙ

ꢣ

ꢚ

ꢛ

ꢡ

ꢜ

ꢝ

ꢞ

ꢟ

ꢘ

ꢛ

ꢙ

ꢘ

ꢠ

ꢤ

ꢡ

ꢢ

ꢜ

ꢣ

ꢙ

ꢟ

ꢞ

ꢝ

ꢠ

ꢛ

ꢚ

ꢤ

ꢇꢣ

ꢢ

ꢥ

ꢠ

ꢦ

ꢘ

ꢡ

ꢞ

ꢠ

ꢟ

ꢘ

ꢟ

ꢛ

ꢜ

ꢙ

ꢢ

ꢧ

ꢞ

ꢙ

ꢟ

ꢣ

ꢠ

ꢨ

ꢜ

ꢛ

ꢡ

ꢟ

ꢛ

ꢜ

ꢝ

ꢟ

ꢛ

ꢠ

ꢤ

ꢘ

ꢚ

ꢘ

ꢡ

ꢣ

ꢜ

ꢟ

ꢩ

ꢟ

ꢣ

ꢜ

ꢛ

ꢚ

ꢪ

ꢞ

ꢐ

ꢙ

ꢝ

ꢣ

ꢠ

ꢟ

ꢞ

ꢙ

ꢧ

ꢞ

ꢜ

ꢧ

ꢫ

ꢞ

ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ

ꢜ

ꢞ

ꢙ

ꢟ

ꢬ

ꢨ

ꢎ

ꢜ

ꢛ

ꢧ

ꢢ

ꢡ

ꢟ

ꢘ

ꢛ

ꢙ

ꢤ

ꢜ

ꢛ

ꢡ

ꢣ

ꢠ

ꢘ

ꢙ

ꢭ

ꢧ

ꢛ

ꢣ

ꢠ

ꢙ

ꢛ

ꢟ

ꢙ

ꢣ

ꢡ

ꢣ

ꢠ

ꢞ

ꢜ

ꢘ

ꢦ

ꢬ

ꢘ

ꢙ

ꢡ

ꢦ

ꢢ

ꢧ

ꢣ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...10

中文翻译

下载PDF

与SN74AHCT74Q-Q1相关器件

型号	品牌	获取价格	描述	数据表
SN74AHCT74RGYR	TI	获取价格	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT74RGYRG4	TI	获取价格	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AHCT86	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHCT86D	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHCT86DB	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHCT86DBLE	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHCT86DBR	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHCT86DBRE4	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHCT86DE4	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN74AHCT86DG4	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

与SN74AHCT74Q-Q1相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

24
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

21
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

20
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

32

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AHCT74Q-Q1

SN74AHCT74Q-Q1 数据手册

与SN74AHCT74Q-Q1相关器件

与SN74AHCT74Q-Q1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AHCT74Q-Q1

SN74AHCT74Q-Q1 数据手册

与SN74AHCT74Q-Q1相关器件

与SN74AHCT74Q-Q1相关文章

您还可以找

您在本页遇到什么问题？