5秒后页面跳转
捷配首页

Datasheet > SN74AHCT367PWRE4
SN74AHCT367PWRE4 PDF预览

SN74AHCT367PWRE4

更新时间： 2024-11-30 09:16:03
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
14页 397K
描述
HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74AHCT367PWRE4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP16,.25针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.37其他特性：ONE FUNCTION WITH TWO BITS
控制类型：ENABLE LOW系列：AHCT/VHCT/VT
JESD-30 代码：R-PDSO-G16JESD-609代码：e4
长度：5 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.008 A
湿度敏感等级：1位数：6
功能数量：1端口数量：2
端子数量：16最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP16,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：5 VProp。Delay @ Nom-Sup：6.5 ns
传播延迟（tpd）：6.5 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：4.4 mm
Base Number Matches：1

SN74AHCT367PWRE4 数据手册

 浏览型号SN74AHCT367PWRE4的Datasheet PDF文件第2页浏览型号SN74AHCT367PWRE4的Datasheet PDF文件第3页浏览型号SN74AHCT367PWRE4的Datasheet PDF文件第4页浏览型号SN74AHCT367PWRE4的Datasheet PDF文件第5页浏览型号SN74AHCT367PWRE4的Datasheet PDF文件第6页浏览型号SN74AHCT367PWRE4的Datasheet PDF文件第7页 
SN54AHCT367, SN74AHCT367  
HEX BUFFERS AND LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS418G – JUNE 1998 – REVISED JULY 2003  
SN54AHCT367 . . . J OR W PACKAGE  
SN74AHCT367 . . . D, DB, DGV, N, NS, OR PW PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
True Outputs  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
1OE  
1A1  
1Y1  
1A2  
1Y2  
1A3  
1Y3  
GND  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
2OE  
2A2  
2Y2  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
12 2A1  
– 1000-V Charged-Device Model (C101)  
11  
10  
9
2Y1  
1A4  
1Y4  
description/ordering information  
The ’AHCT367 devices are designed specifically  
to improve both the performance and density of  
3-state memory address drivers, clock drivers,  
and bus-oriented receivers and transmitters.  
These devices are organized as dual 4-line  
and 2-line buffers/drivers with active-low  
output-enable (1OE and 2OE) inputs. When OE is  
low, the device passes noninverted data from the  
A inputs to the Y outputs. When OE is high, the  
outputs are in the high-impedance state.  
SN54AHCT367 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
2A2  
2Y2  
NC  
1Y1  
1A2  
NC  
4
5
6
7
8
17  
16  
15 2A1  
14  
9 10 11 12 13  
1Y2  
1A3  
To ensure the high-impedance state during power  
2Y1  
up or power down, OE should be tied to V  
CC  
through a pullup resistor; the minimum value of  
the resistor is determined by the current-sinking  
capability of the driver.  
NC – No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
SOIC – D  
Tube  
SN74AHCT367N  
SN74AHCT367N  
Tube  
SN74AHCT367D  
AHCT367  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74AHCT367DR  
SN74AHCT367NSR  
SN74AHCT367DBR  
SN74AHCT367PW  
SN74AHCT367PWR  
SOP – NS  
AHCT367  
HB367  
–40°C to 85°C  
SSOP – DB  
TSSOP – PW  
HB367  
Tape and reel  
Tape and reel  
Tube  
TVSOP – DGV  
CDIP – J  
SN74AHCT367DGVR HB367  
SNJ54AHCT367J  
SNJ54AHCT367W  
SNJ54AHCT367FK  
SNJ54AHCT367J  
–55°C to 125°C  
CFP – W  
Tube  
SNJ54AHCT367W  
SNJ54AHCT367FK  
LCCC – FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

中文翻译

下载PDF

SN74AHCT367PWRE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHCT367PWE4 TI

类似代替

 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74AHCT367DGVRE4 TI

功能相似

 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74AHCT367PWR TI

功能相似

 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

与SN74AHCT367PWRE4相关器件

型号 品牌 获取价格 描述 数据表
SN74AHCT367PWRG4 TI

获取价格

 		AHCT/VHCT/VT SERIES, 6-BIT DRIVER, TRUE OUTPUT, PDSO16, GREEN, PLASTIC, TSSOP-16
SN74AHCT373 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHCT373DB TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHCT373DBLE TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHCT373DBR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHCT373DBRE4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHCT373DBRG4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHCT373DGV TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHCT373DGVR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHCT373DW TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与SN74AHCT367PWRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证