5秒后页面跳转
捷配首页

Datasheet > SN74AHCT123APWLE
SN74AHCT123APWLE PDF预览

SN74AHCT123APWLE

更新时间： 2024-11-04 21:14:35
品牌 Logo 应用领域
德州仪器 - TI 时钟光电二极管逻辑集成电路
页数 文件大小 规格书
16页 216K
描述
AHCT/VHCT SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDSO16, PLASTIC, TSSOP-16

阅读下载

中文翻译

获取价格

SN74AHCT123APWLE 技术参数

生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP,针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.36系列：AHCT/VHCT
JESD-30 代码：R-PDSO-G16长度：5 mm
逻辑集成电路类型：MONOSTABLE MULTIVIBRATOR数据/时钟输入次数：2
功能数量：2端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
输出极性：COMPLEMENTARY封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟（tpd）：12 ns
认证状态：Not Qualified座面最大高度：1.2 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL宽度：4.4 mm
Base Number Matches：1

SN74AHCT123APWLE 数据手册

 浏览型号SN74AHCT123APWLE的Datasheet PDF文件第2页浏览型号SN74AHCT123APWLE的Datasheet PDF文件第3页浏览型号SN74AHCT123APWLE的Datasheet PDF文件第4页浏览型号SN74AHCT123APWLE的Datasheet PDF文件第5页浏览型号SN74AHCT123APWLE的Datasheet PDF文件第6页浏览型号SN74AHCT123APWLE的Datasheet PDF文件第7页 
SN54AHCT123A, SN74AHCT123A  
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS  
SCLS420E – JUNE 1998 – REVISED AUGUST 2000  
SN54AHCT123A . . . J OR W PACKAGE  
SN74AHCT123A . . . D, DB, DGV, N, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
Inputs Are TTL-Voltage Compatible  
1A  
1B  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
Schmitt-Trigger Circuitry On A, B, and CLR  
Inputs for Slow Input Transition Rates  
1R /C  
ext ext  
1CLR  
1Q  
1C  
1Q  
ext  
Edge Triggered From Active-High or  
Active-Low Gated Logic Inputs  
2Q  
12 2Q  
Retriggerable for Very Long Output Pulses  
Overriding Clear Terminates Output Pulse  
11  
10  
9
2C  
2CLR  
2B  
ext  
2R /C  
ext ext  
GND  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
2A  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
SN54AHCT123A . . . FK PACKAGE  
(TOP VIEW)  
– 1000-V Charged-Device Model (C101)  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), Thin Very Small-Outline (DGV), and  
Thin Shrink Small-Outline (PW) Packages,  
Ceramic Flat (W) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) DIPs  
3
2
1 20 19  
18  
1C  
1Q  
1CLR  
1Q  
4
5
6
7
8
ext  
17  
16  
NC  
NC  
15 2Q  
14  
9 10 11 12 13  
2Q  
2CLR  
2C  
ext  
description  
These edge-triggered multivibrators feature  
output pulse-duration control by three methods. In  
the first method, the A input is low, and the B input  
goes high. In the second method, the B input is  
high, and the A input goes low. In the third method,  
the A input is low, the B input is high, and the clear  
(CLR) input goes high.  
NC – No internal connection  
Theoutputpulse durationisprogrammedbyselectingexternalresistanceandcapacitancevalues. Theexternal  
timing capacitor must be connected between C and R /C (positive) and an external resistor connected  
ext  
ext ext  
betweenR /C andV .Toobtainvariablepulsedurations,connectanexternalvariableresistancebetween  
ext ext  
CC  
R
/C and V . The output pulse duration also can be reduced by taking CLR low.  
ext ext  
CC  
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input  
pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition  
rates with jitter-free triggering at the outputs.  
Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or  
high-level-active (B) input. Pulse duration can be reduced by taking CLR low. CLR input can be used to override  
A or B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early  
clearing.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 2000, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...16

中文翻译

下载PDF

与SN74AHCT123APWLE相关器件

型号 品牌 获取价格 描述 数据表
SN74AHCT123APWR TI

获取价格

 		DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
SN74AHCT123APWRE4 TI

获取价格

 		DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
SN74AHCT123APWRG4 TI

获取价格

 		DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
SN74AHCT125 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT125D TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT125DB TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT125DBLE TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT125DBR TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT125DBRE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHCT125DBRG4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74AHCT123APWLE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证