ꢀ
ꢁ
ꢂ
ꢊ
ꢎ
ꢃ
ꢄ
ꢍ
ꢕ
ꢅ
ꢎ
ꢖ
ꢆ
ꢀ
ꢎ
ꢂ
ꢅ
ꢗ
ꢇ
ꢍ
ꢂ
ꢏ
ꢖ
ꢈ
ꢎ
ꢎ
ꢀ
ꢐ
ꢐ
ꢁ
ꢉ
ꢑ
ꢑ
ꢃ
ꢒ
ꢒ
ꢄ
ꢅ
ꢎ
ꢎ
ꢆ
ꢑ
ꢑ
ꢂ
ꢐ
ꢐ
ꢇ
ꢂ
ꢀ
ꢀ
ꢋ
ꢌ
ꢍ
ꢀ
ꢓ
ꢍ
ꢎ
ꢅ
ꢔ
ꢋ
ꢀ
ꢎ
ꢄ
ꢑ
ꢍ
ꢀ
SCLS373I − MAY 1997 − REVISED JUNE 2004
SN54AHC595 . . . J OR W PACKAGE
SN74AHC595 . . . D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
Operating Range 2-V to 5.5-V V
CC
8-Bit Serial-In, Parallel-Out Shift
Shift Register Has Direct Clear
Q
Q
V
CC
1
2
3
4
5
6
7
8
16
15
14
13
B
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
Q
C
D
A
Q
SER
OE
D
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
Q
E
Q
12 RCLK
F
11
10
9
Q
SRCLK
SRCLR
G
− 1000-V Charged-Device Model (C101)
Q
H
GND
Q
H′
description/ordering information
The ’AHC595 devices contain an 8-bit serial-in,
parallel-out shift register that feeds an 8-bit D-type
storage register. The storage register has parallel
3-state outputs. Separate clocks are provided for
both the shift and storage registers. The shift
register has a direct overriding clear (SRCLR)
input, serial (SER) input, and a serial output for
cascading. When the output-enable (OE) input is
SN54AHC595 . . . FK PACKAGE
(TOP VIEW)
3
2
1 20 19
18
SER
OE
Q
4
5
6
7
8
D
Q
17
16
E
NC
NC
high, all outputs, except Q , are in the
H′
15 RCLK
14
9 10 11 12 13
Q
F
high-impedance state.
SRCLK
Q
G
Both the shift-register clock (SRCLK) and
storage-register clock (RCLK) are positive-edge
triggered. If both clocks are connected together,
the shift register always is one clock pulse ahead
of the storage register.
NC − No internal connection
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP − N
SOIC − D
Tube
SN74AHC595N
SN74AHC595N
Tube
SN74AHC595D
AHC595
Tape and reel
Tape and reel
Tape and reel
Tube
SN74AHC595DR
SN74AHC595NSR
SN74AHC595DBR
SN74AHC595PW
SN74AHC595PWR
SNJ54AHC959J
SNJ54AHC595W
SNJ54AHC595FK
−40°C to 85°C
SOP − NS
AHC595
HA595
SSOP − DB
TSSOP − PW
HA595
Tape and reel
Tube
CDIP − J
CFP − W
LCCC − FK
SNJ54AHC595J
SNJ54AHC595W
SNJ54AHC595FK
Tube
−55°C to 125°C
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2004, Texas Instruments Incorporated
ꢖ ꢁ ꢘꢑꢀꢀ ꢕ ꢎꢅ ꢑꢐꢓ ꢍꢀ ꢑ ꢁ ꢕꢎꢑꢙ ꢚꢛ ꢜꢝ ꢞꢟꢠ ꢡꢢꢣ ꢤꢚ ꢠꢟ ꢤꢚꢥ ꢜꢤꢝ ꢗꢐ ꢕ ꢙ ꢖ ꢆꢎ ꢍꢕ ꢁ
ꢚ
ꢙ
ꢄ
ꢎ
ꢄ
ꢜ
ꢤ
ꢦ
ꢟ
ꢧ
ꢢ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢠ
ꢡ
ꢧ
ꢧ
ꢣ
ꢤ
ꢚ
ꢥ
ꢝ
ꢟ
ꢦ
ꢨ
ꢡ
ꢩ
ꢪ
ꢜ
ꢠ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢞ
ꢥ
ꢣ
ꢫ
ꢗ
ꢧ
ꢟ
ꢞ
ꢡ
ꢠ
ꢚ
ꢝ
ꢠ
ꢟ
ꢤ
ꢦ
ꢟ
ꢧ
ꢢ
ꢚ
ꢟ
ꢝ
ꢨ
ꢣ
ꢠ
ꢜ
ꢦꢜ
ꢠ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢝ
ꢨ
ꢣ
ꢧ
ꢚ
ꢛ
ꢣ
ꢚ
ꢣ
ꢧꢢ
ꢝ
ꢟ
ꢦ
ꢎ
ꢣ
ꢬ
ꢥ
ꢝ
ꢍ
ꢤ
ꢝ
ꢚ
ꢧ
ꢡ
ꢢ
ꢣ
ꢤ
ꢚ
ꢝ
ꢝ
ꢚ
ꢥ
ꢤ
ꢞ
ꢥꢧ
ꢞ
ꢭ
ꢥ
ꢧ
ꢧ
ꢥ
ꢤ
ꢚ
ꢮꢫ
ꢗ
ꢧ
ꢟ
ꢞ
ꢡ
ꢠ
ꢚ
ꢜ
ꢟ
ꢤ
ꢨꢥ ꢧ ꢥ ꢢ ꢣ ꢚ ꢣ ꢧ ꢝ ꢫ
ꢨ
ꢧ
ꢟ
ꢠ
ꢣ
ꢝ
ꢝ
ꢜ
ꢤ
ꢯ
ꢞ
ꢟ
ꢣꢝ
ꢤ
ꢟ
ꢚ
ꢤ
ꢣ
ꢠ
ꢣ
ꢝ
ꢝ
ꢥꢧ
ꢜ
ꢪ
ꢮ
ꢜ
ꢤ
ꢠ
ꢪ
ꢡ
ꢞ
ꢣ
ꢚ
ꢣ
ꢝꢚ
ꢜ
ꢤ
ꢯ
ꢟ
ꢦ
ꢥ
ꢪ
ꢪ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265