5秒后页面跳转
捷配首页

Datasheet > SN74ACT374PWRG4
SN74ACT374PWRG4 PDF预览

SN74ACT374PWRG4

更新时间： 2024-11-14 20:20:39
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
21页 1116K
描述
Bus Driver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, GREEN, PLASTIC TSSOP-20

阅读下载

中文翻译

获取价格

SN74ACT374PWRG4 技术参数

生命周期：Contact Manufacturer包装说明：TSSOP,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.57Is Samacsys：N
系列：ACTJESD-30 代码：R-PDSO-G20
长度：6.5 mm逻辑集成电路类型：BUS DRIVER
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟（tpd）：11.5 ns座面最大高度：1.2 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL宽度：4.4 mm
Base Number Matches：1

SN74ACT374PWRG4 数据手册

 浏览型号SN74ACT374PWRG4的Datasheet PDF文件第2页浏览型号SN74ACT374PWRG4的Datasheet PDF文件第3页浏览型号SN74ACT374PWRG4的Datasheet PDF文件第4页浏览型号SN74ACT374PWRG4的Datasheet PDF文件第5页浏览型号SN74ACT374PWRG4的Datasheet PDF文件第6页浏览型号SN74ACT374PWRG4的Datasheet PDF文件第7页 
SN54ACT374, SN74ACT374  
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCAS539F − OCTOBER 1995 − REVISED NOVEMBER 2002  
SN54ACT374 . . . J OR W PACKAGE  
SN74ACT374 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
4.5-V to 5.5-V V Operation  
CC  
Inputs Accept Voltages to 5.5 V  
Max t of 10 ns at 5 V  
pd  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
VCC  
8Q  
8D  
Inputs Are TTL-Voltage Compatible  
description/ordering information  
7D  
These 8-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. The devices  
are particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
7Q  
6Q  
6D  
5D  
5Q  
CLK  
GND  
The eight flip-flops of the ’ACT374 devices are  
D-type edge-triggered flip-flops. On the positive  
transition of the clock (CLK) input, the Q outputs  
are set to the logic levels set up at the data (D)  
inputs.  
SN54ACT374 . . . FK PACKAGE  
(TOP VIEW)  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low logic levels) or the  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
the increased drive provide the capability to drive  
bus lines in bus-organized systems without need  
for interface or pullup components.  
3
2 1 20 19  
18  
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
4
5
6
7
8
17  
16  
15  
14 6D  
9 10 11 12 13  
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
T
A
PACKAGE  
PDIP − N  
Tube  
SN74ACT374N  
SN74ACT374N  
Tube  
SN74ACT374DW  
SN74ACT374DWR  
SN74ACT374NSR  
SN74ACT374DBR  
SN74ACT374PWR  
SNJ54ACT374J  
SOIC − DW  
ACT374  
Tape and reel  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
−40°C to 85°C  
SOP − NS  
SSOP − DB  
TSSOP − PW  
CDIP − J  
ACT374  
AD374  
AD374  
SNJ54ACT374J  
SNJ54ACT374W  
SNJ54ACT374FK  
−55°C to 125°C  
CFP − W  
Tube  
SNJ54ACT374W  
SNJ54ACT374FK  
LCCC − FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright © 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...21

中文翻译

下载PDF

与SN74ACT374PWRG4相关器件

型号 品牌 获取价格 描述 数据表
SN74ACT4503FN TI

获取价格

 		DRAM CONTROLLER, PQCC68
SN74ACT533 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ACT533DB TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ACT533DBLE TI

获取价格

 		Octal Transparent D-Type Latches With 3-State Outputs 20-SSOP -40 to 85
SN74ACT533DBR TI

获取价格

 		ACT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, GREEN, SSOP-20
SN74ACT533DBRG4 TI

获取价格

 		IC ACT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, GREEN, SSOP-20, Bus Driver/Transceiv
SN74ACT533DW TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ACT533DWRE4 TI

获取价格

 		ACT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74ACT533N TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ACT533NSR TI

获取价格

 		ACT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, GREEN, SOP-20

与SN74ACT374PWRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证