5秒后页面跳转
SN74AC534PWLE PDF预览

SN74AC534PWLE

更新时间: 2024-11-18 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
6页 123K
描述
暂无描述

SN74AC534PWLE 数据手册

 浏览型号SN74AC534PWLE的Datasheet PDF文件第2页浏览型号SN74AC534PWLE的Datasheet PDF文件第3页浏览型号SN74AC534PWLE的Datasheet PDF文件第4页浏览型号SN74AC534PWLE的Datasheet PDF文件第5页浏览型号SN74AC534PWLE的Datasheet PDF文件第6页 
SN54AC534, SN74AC534  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCAS554A – NOVEMBER 1995 – REVISED MAY 1996  
SN54AC534 . . . J OR W PACKAGE  
SN74AC534 . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)  
3-State Inverting Outputs Drive Bus Lines  
Directly  
Full Parallel Access for Loading  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
CLK  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), Thin Shrink Small-Outline (PW),  
Ceramic Chip Carriers (FK) and  
Flatpacks (W), and Standard Plastic (N) and  
Ceramic (J) DIPs  
description  
GND  
These octal edge-triggered D-type flip-flops  
feature 3-state outputs designed specifically for  
driving highly capacitive or relatively low-imped-  
ance loads. The devices are particularly suitable  
for implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers.  
SN54AC534 . . . FK PACKAGE  
(TOP VIEW)  
3
2 1 20 19  
18  
8D  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
On the positive transition of the clock (CLK) input,  
the Q outputs are set to the complements of the  
logic levels set up at the data (D) inputs.  
17 7D  
16  
7Q  
15  
6Q  
14  
6D  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state(highorlowlogiclevels)orahigh-impedance  
state. In the high-impedance state, the outputs  
9 10 11 12 13  
neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the  
capability to drive bus lines without need for interface or pullup components.  
OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
The SN54AC534 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74AC534 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
OE  
L
CLK  
D
H
L
L
L
H
L
H or L  
X
X
X
Q
0
H
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74AC534PWLE相关器件

型号 品牌 获取价格 描述 数据表
SN74AC534PWR TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC541 TI

获取价格

具有三态输出的八通道、1.5V 至 6V、24mA 驱动强度缓冲器
SN74AC541-Q1 TI

获取价格

具有三态输出的八通道、1.5V 至 6V、24mA 驱动强度缓冲器或驱动器
SN74AC541QWRKSRQ1 TI

获取价格

具有三态输出的八通道、1.5V 至 6V、24mA 驱动强度缓冲器或驱动器 | RKS |
SN74AC541RKSR TI

获取价格

具有三态输出的八通道、1.5V 至 6V、24mA 驱动强度缓冲器 | RKS | 20
SN74AC563 TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AC563DBLE TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AC563DBR TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AC563DBRE4 TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AC563DBRE4 ROCHESTER

获取价格

Bus Driver, AC Series, 1-Func, 8-Bit, Inverted Output, CMOS, PDSO20, GREEN, PLASTIC, SSOP-