5秒后页面跳转
SN74ABT125PWG4 PDF预览

SN74ABT125PWG4

更新时间: 2024-11-25 04:31:19
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
20页 930K
描述
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN74ABT125PWG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP14,.25针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.09
控制类型:ENABLE LOW计数方向:UNIDIRECTIONAL
系列:ABTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.064 A湿度敏感等级:1
位数:1功能数量:4
端口数量:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TUBE
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):30 mAProp。Delay @ Nom-Sup:4.9 ns
传播延迟(tpd):4.9 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

SN74ABT125PWG4 数据手册

 浏览型号SN74ABT125PWG4的Datasheet PDF文件第2页浏览型号SN74ABT125PWG4的Datasheet PDF文件第3页浏览型号SN74ABT125PWG4的Datasheet PDF文件第4页浏览型号SN74ABT125PWG4的Datasheet PDF文件第5页浏览型号SN74ABT125PWG4的Datasheet PDF文件第6页浏览型号SN74ABT125PWG4的Datasheet PDF文件第7页 
SN54ABT125, SN74ABT125  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS  
SCBS182I – FEBRUARY 1997 – REVISED NOVEMBER 2002  
Typical V  
(Output Ground Bounce)  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
OLP  
<1 V at V  
= 5 V, T = 25°C  
CC  
A
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
High-Drive Outputs (–32-mA I , 64-mA I  
)
OH  
OL  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
SN54ABT125 . . . J OR W PACKAGE  
SN74ABT125 . . . D, DB, N, NS,  
OR PW PACKAGE  
SN74ABT125 . . . RGY PACKAGE  
(TOP VIEW)  
SN54ABT125 . . . FK PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1
14  
3
2
1
20 19  
18 4A  
1Y  
NC  
4
5
6
7
8
13  
12  
11  
10  
9
2
3
4
5
6
1A  
1Y  
2OE  
2A  
4OE  
4A  
4Y  
3OE  
3A  
17  
16  
15  
14  
NC  
4Y  
4A  
4Y  
3OE  
3A  
3Y  
2OE  
NC  
NC  
3OE  
2A  
2Y  
9 10 11 12 13  
7
8
GND  
8
NC – No internal connection  
description/ordering information  
The ’ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is  
disabled when the associated output-enable (OE) input is high.  
These devices are fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP – N  
Tube  
SN74ABT125N  
SN74ABT125N  
QFN – RGY  
Tape and reel  
Tube  
SN74ABT125RGYR AB125  
SN74ABT125D  
ABT125  
SOIC – D  
–40°C to 85°C  
–55°C to 125°C  
Tape and reel  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74ABT125DR  
SOP – NS  
SSOP – DB  
TSSOP – PW  
CDIP – J  
SN74ABT125NSR  
SN74ABT125DBR  
SN74ABT125PWR  
SNJ54ABT125J  
ABT125  
AB125  
AB125  
SNJ54ABT125J  
SNJ54ABT125W  
SNJ54ABT125FK  
CFP – W  
Tube  
SNJ54ABT125W  
SNJ54ABT125FK  
LCCC – FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74ABT125PWG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74ABT125PWRG4 TI

完全替代

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74ABT125PWLE TI

完全替代

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74ABT125PWR TI

类似代替

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74ABT125PWG4相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT125PWLE TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74ABT125PWR TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74ABT125PWRE4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74ABT125PWRG4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74ABT125QDRG4Q1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ABT125QDRQ1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ABT125Q-Q1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ABT125RGYR TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74ABT125RGYRG4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74ABT126 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS