5秒后页面跳转
捷配首页

Datasheet > SN65LVDS386_07
SN65LVDS386_07 PDF预览

SN65LVDS386_07

更新时间： 2024-11-18 05:25:03
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
21页 416K
描述
HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

阅读下载

中文翻译

获取价格

SN65LVDS386_07 数据手册

 浏览型号SN65LVDS386_07的Datasheet PDF文件第2页浏览型号SN65LVDS386_07的Datasheet PDF文件第3页浏览型号SN65LVDS386_07的Datasheet PDF文件第4页浏览型号SN65LVDS386_07的Datasheet PDF文件第5页浏览型号SN65LVDS386_07的Datasheet PDF文件第6页浏览型号SN65LVDS386_07的Datasheet PDF文件第7页 
SN65LVDS386/388A/390, SN65LVDT386/388A/390  
SN75LVDS386/388A/390, SN75LVDT386/388A/390  
www.ti.com  
SLLS394G–SEPTEMBER 1999–REVISED NOVEMBER 2004  
HIGH-SPEED DIFFERENTIAL LINE RECEIVERS  
FEATURES  
’LVDS388A, ’LVDT388A  
’LVDS386, ’LVDT386  
DGG PACKAGE  
(TOP VIEW)  
•
Four- ('390), Eight- ('388A), or Sixteen- ('386)  
DBT PACKAGE  
(TOP VIEW)  
Line Receivers Meet or Exceed the  
Requirements of ANSI TIA/EIA-644 Standard  
1
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
A1A  
A1B  
A2A  
A2B  
AGND  
B1A  
B1B  
B2A  
B2B  
AGND  
C1A  
C1B  
C2A  
C2B  
AGND  
D1A  
D1B  
D2A  
D2B  
GND  
•
•
•
Integrated 110-Ω Line Termination Resistors  
on LVDT Products  
Designed for Signaling Rates (1) Up To  
630 Mbps  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
A1A  
A1B  
A2A  
A2B  
A3A  
A3B  
A4A  
A4B  
B1A  
B1B  
B2A  
B2B  
B3A  
B3B  
B4A  
B4B  
C1A  
C1B  
C2A  
C2B  
C3A  
C3B  
C4A  
C4B  
D1A  
D1B  
D2A  
D2B  
D3A  
D3B  
D4A  
D4B  
GND  
2
V
CC  
2
V
CC  
3
ENA  
A1Y  
A2Y  
ENB  
B1Y  
B2Y  
3
V
CC  
4
4
GND  
ENA  
A1Y  
A2Y  
A3Y  
A4Y  
ENB  
B1Y  
B2Y  
B3Y  
B4Y  
GND  
5
5
SN65 Version's Bus-Terminal ESD Exceeds  
15 kV  
6
6
7
7
•
•
•
Operates From a Single 3.3-V Supply  
8
8
Typical Propagation Delay Time of 2.6 ns  
9
DGND  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
Output Skew 100 ps (Typ) Part-To-Part Skew  
Is Less Than 1 ns  
DV  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
CC  
DGND  
C1Y  
C2Y  
ENC  
D1Y  
D2Y  
END  
•
•
•
•
LVTTL Levels Are 5-V Tolerant  
Open-Circuit Fail Safe  
Flow-Through Pinout  
Packaged in Thin Shrink Small-Outline  
Package With 20-mil Terminal Pitch  
V
V
CC  
CC  
V
CC  
GND  
C1Y  
C2Y  
C3Y  
C4Y  
ENC  
D1Y  
D2Y  
D3Y  
D4Y  
END  
GND  
DESCRIPTION  
GND  
This family of four-, eight-, or sixteen-, differential line  
receivers (with optional integrated termination) im-  
plements the electrical characteristics of low-voltage  
differential signaling (LVDS). This signaling technique  
lowers the output voltage levels of 5-V differential  
standard levels (such as EIA/TIA-422B) to reduce the  
power, increase the switching speeds, and allow  
operation with a 3-V supply rail. Any of the eight or  
sixteen differential receivers provides a valid logical  
output state with a ±100-mV differential input voltage  
within the input common-mode voltage range. The  
input common-mode voltage range allows 1 V of  
ground potential difference between two LVDS  
nodes. Additionally, the high-speed switching of  
LVDS signals almost always requires the use of a line  
impedance matching resistor at the receiving end of  
the cable or transmission media. The LVDT products  
eliminate this external resistor by integrating it with  
the receiver.  
See application section for V  
and GND description.  
CC  
’LVDS390, ’LVDT390  
D OR PW PACKAGE  
(TOP VIEW)  
1A  
1B  
2A  
2B  
3A  
3B  
4A  
4B  
EN1,2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
1Y  
2Y  
V
CC  
V
CC  
GND  
3Y  
V
CC  
GND  
10 4Y  
EN3,4  
9
(1) Signaling Rate, 1/t, where t is the minimum unit interval and is  
expressed in the units bits/s (bits per second)  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1999–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...21

中文翻译

下载PDF

与SN65LVDS386_07相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDS386_08 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN65LVDS386DGG TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN65LVDS386DGGG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN65LVDS386DGGR TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN65LVDS386DGGRG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN65LVDS387 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SN65LVDS387_07 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SN65LVDS387_16 TI

获取价格

 		High-Speed Differential Line Drivers
SN65LVDS387DGG TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SN65LVDS387DGGG4 TI

获取价格

 		HIGH-SPEED DIFFERENTIAL LINE DRIVERS

与SN65LVDS386_07相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证