ꢀꢁꢂ ꢃꢄ ꢅꢆ ꢇꢈ ꢉ
ꢀꢁꢊ ꢃꢄ ꢅꢆ ꢇꢈ ꢉ
SLLS500A − MAY 2001 − REVISED MARCH 2005
ꢋ
ꢌ
ꢍ
ꢍ
ꢎ
ꢏ
ꢎ
ꢁ
ꢐ
ꢌ
ꢑ
ꢄ
ꢅ
ꢒ
ꢀ
ꢐ
ꢏ
ꢑ
ꢁ
ꢀ
ꢆ
ꢎ
ꢌ
ꢓ
ꢎ
ꢏ
The driver outputs and the receiver inputs connect
internally to form a differential input/output (I/O) bus port
that is designed to offer minimum loading to the bus.
This port operates over a wide range of common-mode
voltage, making the device suitable for party-line
applications. The device also includes additional
features for party-line data buses in electrically noisy
environment applications such as industrial process
control or power inverters.
FEATURES
D
D
One-Fourth Unit Load Allows up to 128
Devices on a Bus
ESD Protection for Bus Terminals:
−
−
−
15-kV Human Body Model
8-kV IEC61000-4-2, Contact Discharge
15-kV IEC61000-4-2, Air-Gap Discharge
D
D
Meets or Exceeds the Requirements of ANSI
Standard TIA/EIA-485-A and ISO 8482: 1987(E)
The SN75LBC182 and SN65LBC182 bus pins also
exhibit a high input resistance equivalent to one-fourth
unit load allowing connection of up to 128 similar
devices on the bus. The high ESD tolerance protects
the device for cabled connections. (For an even higher
level of protection, see the SN65/75LBC184, literature
number SLLS236.)
Controlled Driver Output-Voltage Slew Rates
Allow Longer Cable Stub Lengths
†
D
D
D
D
D
D
Designed for Signaling Rates Up to 250-kbps
Low Disabled Supply Current . . . 250 µA Max
Thermal Shutdown Protection
Open-Circuit Fail-Safe Receiver Design
Receiver Input Hysteresis . . . 70 mV Typ
The
differential
driver
design
incorporates
slew-rate-controlled outputs sufficient to transmit data
up to 250 kbps. Slew-rate control allows longer
unterminated cable runs and longer stub lengths from
the main backbone than possible with uncontrolled
voltage transitions. The receiver design provides a
fail-safe output of a high level when the inputs are left
floating (open circuit). Very low device supply current
can be achieved by disabling the driver and the receiver.
Glitch-Free Power-Up and Power-Down
Protection
APPLICATIONS
D
D
D
Utility Meters
Industrial Process Control
Building Automation
The SN65LBC182 is characterized for operation from
−40°C to 85°C, and the SN75LBC182 is characterized
for operation from 0°C to 70°C.
DESCRIPTION
The SN65LBC182 and SN75LBC182 are differential
data line transceivers with a high level of ESD protection
in the trade-standard footprint of the SN75176. They are
designed for balanced transmission lines and meet
ANSI standard TIA/EIA-485-A and ISO 8482. The
SN65LBC182 and SN75LBC182 combine a 3-state,
differential line driver and differential input line receiver,
both of which operate from a single 5-V power supply.
The driver and receiver have active-high and active-low
enables, respectively, which can be externally
connected together to function as a direction control.
functional block diagram
3
DE
6
A
B
4
2
D
RE
R
7
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
†
The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
ꢔ
ꢔ
ꢏ
ꢕ
ꢥ
ꢋ
ꢠ
ꢒ
ꢆ
ꢞ
ꢐ
ꢟ
ꢌ
ꢙ
ꢕ
ꢗ
ꢁ
ꢘ
ꢋ
ꢑ
ꢐ
ꢑ
ꢖ
ꢗ
ꢡ
ꢘ
ꢙ
ꢟ
ꢚ
ꢛ
ꢜ
ꢜ
ꢝ
ꢝ
ꢖ
ꢖ
ꢙ
ꢙ
ꢗ
ꢗ
ꢖ
ꢞ
ꢞ
ꢢ
ꢟ
ꢠ
ꢚ
ꢚ
ꢡ
ꢡ
ꢗ
ꢝ
ꢜ
ꢛ
ꢞ
ꢞ
ꢙ
ꢘ
ꢢ
ꢐꢡ
ꢠ
ꢣ
ꢞ
ꢤ
ꢖ
ꢟ
ꢜ
ꢞ
ꢝ
ꢖ
ꢝ
ꢙ
ꢚ
ꢗ
ꢠ
ꢥ
ꢜ
ꢗ
ꢝ
ꢝ
ꢡ
ꢞ
ꢦ
Copyright 2001, Texas Instruments Incorporated
ꢚ
ꢙ
ꢟ
ꢝ
ꢙ
ꢚ
ꢛ
ꢝ
ꢙ
ꢞ
ꢢ
ꢖ
ꢘ
ꢖ
ꢟ
ꢡ
ꢚ
ꢝ
ꢧ
ꢝ
ꢡ
ꢚ
ꢙ
ꢘ
ꢨ
ꢜ
ꢌ
ꢗ
ꢛ
ꢡ
ꢞ
ꢝ
ꢜ
ꢗ
ꢥ
ꢜ
ꢚ
ꢥ
ꢩ
ꢜ
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ
ꢚ
ꢚ
ꢜ
ꢗ
ꢝ
ꢪ
ꢦ
ꢔ
ꢚ
ꢙ
ꢥ
ꢠ
ꢟ
ꢝ
ꢖ
ꢙ
ꢗ
ꢢ
ꢚ
ꢙ
ꢟ
ꢡ
ꢞ
ꢞ
ꢖ
ꢗ
ꢫ
ꢥ
ꢙ
ꢡ
ꢞ
ꢗ
ꢙ
ꢝ
ꢗ
ꢡ
ꢟ
ꢡ
ꢞ
ꢞ
ꢜꢚ
ꢖ
ꢤ
ꢪ
ꢖ
ꢗ
ꢟ
ꢤ
ꢠ
ꢥ
ꢡ
1
www.ti.com
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
