5秒后页面跳转
SN54CDC341FK PDF预览

SN54CDC341FK

更新时间: 2024-11-16 13:00:07
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器
页数 文件大小 规格书
10页 165K
描述
暂无描述

SN54CDC341FK 数据手册

 浏览型号SN54CDC341FK的Datasheet PDF文件第2页浏览型号SN54CDC341FK的Datasheet PDF文件第3页浏览型号SN54CDC341FK的Datasheet PDF文件第4页浏览型号SN54CDC341FK的Datasheet PDF文件第5页浏览型号SN54CDC341FK的Datasheet PDF文件第6页浏览型号SN54CDC341FK的Datasheet PDF文件第7页 
SN54CDC341  
1-LINE TO 8-LINE CLOCK DRIVER  
SGAS005A – MARCH 1996 – REVISED JULY 1997  
J OR W PACKAGE  
(TOP VIEW)  
Low Output Skew, Low Pulse Skew for  
Clock-Distribution and Clock-Generation  
Applications  
V
V
CC  
1
2
3
4
5
6
7
8
9
20  
19  
18  
17  
16  
15  
14  
CC  
TTL-Compatible Inputs and Outputs  
1G  
2G  
A
P0  
P1  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
GND  
Distributes One Clock Input to Eight  
Outputs  
Distributed V  
Switching Noise  
and Ground Pins Reduce  
CC  
V
CC  
2Y4  
High-Drive Outputs (48-mA I  
,
OH  
13 2Y1  
12 2Y2  
11 GND  
48-mA I  
)
OL  
2Y3  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
GND 10  
Package Options Include Ceramic  
Flatpacks (W), Ceramic Chip Carriers (FK),  
and Ceramic (J) 300-mil DIPS  
FK PACKAGE  
(TOP VIEW)  
description  
3
2 1 20 19  
The SN54CDC341 is a high-performance clock-  
driver circuit that distributes one (A) input signal to  
eight (Y) outputs with minimum skew for clock  
distribution. Through the use of the control pins  
(1G and 2G), the outputs can be placed in a low  
state regardless of the A input.  
A
P0  
P1  
1Y2  
GND  
1Y3  
1Y4  
GND  
4
5
6
7
8
18  
17  
16  
15  
14  
V
CC  
2Y4  
Thepropagationdelaysareadjustedatthefactory  
using the P0 and P1 pins. These pins are not  
intendedforcustomeruseandshouldbestrapped  
to GND.  
9 10 11 12 13  
The SN54CDC341 is characterized for operation over the full military temperature range of –55°C to 125°C.  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
1G  
X
2G  
X
A
L
1Y11Y4 2Y12Y4  
L
L
L
L
L
L
H
H
H
H
L
H
L
L
H
L
H
H
H
H
H
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443  

与SN54CDC341FK相关器件

型号 品牌 获取价格 描述 数据表
SN54CDC341J TI

获取价格

CDC SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CDIP20, 0.300 I
SN54CDC586 TI

获取价格

3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
SN54CDC586_07 TI

获取价格

3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
SN54CDC586WD TI

获取价格

3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
SN54CH126 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54F00 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54F00_14 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54F00FK TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54F00J TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54F02 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NOR GATES