Datasheet > SN54AS161J-00

SN54AS161J-00

更新时间： 2024-11-24 15:51:59

品牌	Logo	应用领域
德州仪器 - TI		输出元件逻辑集成电路触发器
页数	文件大小	规格书
27页	974K
描述
AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN54AS161J-00 技术参数

生命周期：	Obsolete	包装说明：	DIP,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.51	Is Samacsys：	N
其他特性：	TCO OUTPUT	计数方向：	UP
系列：	AS	JESD-30 代码：	R-GDIP-T16
长度：	19.56 mm	负载/预设输入：	YES
逻辑集成电路类型：	BINARY COUNTER	工作模式：	SYNCHRONOUS
位数：	4	功能数量：	1
端子数量：	16	最高工作温度：	125 °C
最低工作温度：	-55 °C	封装主体材料：	CERAMIC, GLASS-SEALED
封装代码：	DIP	封装形状：	RECTANGULAR
封装形式：	IN-LINE	认证状态：	Not Qualified
座面最大高度：	5.08 mm	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	NO	技术：	TTL
温度等级：	MILITARY	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
触发器类型：	POSITIVE EDGE	宽度：	7.62 mm
Base Number Matches：	1

SN54AS161J-00 数据手册

SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163

SN74ALS161B, SN74ALS163B, SN74AS161, SN74AS163

SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

SDAS276A – DECEMBER 1994 – REVISED JULY 2000

SN54ALS161B, SN54ALS162B, SN54ALS163B,

Internal Look-Ahead Circuitry for Fast

Counting

SN54AS161, SN54AS163 . . . J PACKAGE

SN74ALS161B, SN74AS161,

Carry Output for n-Bit Cascading

Synchronous Counting

Synchronously Programmable

SN74AS163 . . . D OR N PACKAGE

SN74ALS163B . . . D, DB, OR N PACKAGE

(TOP VIEW)

Package Options Include Plastic

CLR

CLK

RCO

Small-Outline (D) and Shrink Small-Outline

(DB) Packages, Ceramic Chip Carriers (FK),

Standard Plastic (N) and Ceramic (J) DIPs

description

ENT

ENP

GND

These synchronous, presettable, 4-bit decade

and binary counters feature an internal carry

look-ahead circuitry for application in high-speed

counting designs. The SN54ALS162B is a 4-bit

decade counter. The ’ALS161B, ’ALS163B,

’AS161, and ’AS163 devices are 4-bit binary

counters. Synchronous operation is provided by

having all flip-flops clocked simultaneously so that

the outputs change coincidentally with each other

when instructed by the count-enable (ENP, ENT)

inputs and internal gating. This mode of operation

eliminates the output counting spikes normally

associated with asynchronous (ripple-clock)

counters. A buffered clock (CLK) input triggers the

four flip-flops on the rising (positive-going) edge of

the clock input waveform.

LOAD

SN54ALS161B, SN54ALS162B, SN54ALS163B,

SN54AS161, SN54AS163 . . . FK PACKAGE

(TOP VIEW)

20 19

9 10 11 12 13

These counters are fully programmable; they can

be preset to any number between 0 and 9 or 15.

Because presetting is synchronous, setting up a

low level at the load (LOAD) input disables the

counter and causes the outputs to agree with the

setup data after the next clock pulse, regardless

of the levels of the enable inputs.

NC – No internal connection

The clear function for the ’ALS161B and ’AS161 devices is asynchronous. A low level at the clear (CLR) input

sets all four of the flip-flop outputs low, regardless of the levels of the CLK, LOAD, or enable inputs. The clear

function for the SN54ALS162B, ’ALS163B, and ’AS163 devices is synchronous, and a low level at CLR sets

all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This

synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum

count desired. The active-low output of the gate used for decoding is connected to CLR to synchronously clear

the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without

additional gating. ENP and ENT inputs and a ripple-carry (RCO) output are instrumental in accomplishing this

function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled,

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

On products compliant to MIL-PRF-38535, all parameters are tested

unless otherwise noted. On all other products, production

processing does not necessarily include testing of all parameters.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...27

中文翻译

下载PDF

与SN54AS161J-00相关器件

型号	品牌	获取价格	描述	数据表
SN54AS162	TI	获取价格	SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SN54AS162FH-00	TI	获取价格	AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CQCC20
SN54AS162FK	TI	获取价格	AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CQCC20, CERAMIC, LCC-20
SN54AS162J	ROCHESTER	获取价格	AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CDIP16, 0.300 INCH, CERAMI
SN54AS162J-00	TI	获取价格	AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CDIP16
SN54AS163	TI	获取价格	SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SN54AS163FH	TI	获取价格	IC,COUNTER,UP,4-BIT BINARY,AS-TTL,LLCC,20PIN,CERAMIC
SN54AS163FH-00	TI	获取价格	AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20
SN54AS163FK	TI	获取价格	SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SN54AS163FKR	TI	获取价格	AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20, CERAMIC, CC-20

与SN54AS161J-00相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54AS161J-00

SN54AS161J-00 技术参数

SN54AS161J-00 数据手册

与SN54AS161J-00相关器件

与SN54AS161J-00相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54AS161J-00

SN54AS161J-00 技术参数

SN54AS161J-00 数据手册

与SN54AS161J-00相关器件

与SN54AS161J-00相关文章

您还可以找

您在本页遇到什么问题？