5秒后页面跳转
SN54AHCT595 PDF预览

SN54AHCT595

更新时间: 2024-11-03 23:06:07
品牌 Logo 应用领域
德州仪器 - TI 移位寄存器输出元件
页数 文件大小 规格书
9页 142K
描述
8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SN54AHCT595 数据手册

 浏览型号SN54AHCT595的Datasheet PDF文件第2页浏览型号SN54AHCT595的Datasheet PDF文件第3页浏览型号SN54AHCT595的Datasheet PDF文件第4页浏览型号SN54AHCT595的Datasheet PDF文件第5页浏览型号SN54AHCT595的Datasheet PDF文件第6页浏览型号SN54AHCT595的Datasheet PDF文件第7页 
SN54AHCT595, SN74AHCT595  
8-BIT SHIFT REGISTERS  
WITH 3-STATE OUTPUT REGISTERS  
SCLS374F – MAY 1997 – REVISED JANUARY 2000  
SN54AHCT595 . . . J OR W PACKAGE  
SN74AHCT595 . . . D, DB, N, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
Inputs Are TTL-Voltage Compatible  
8-Bit Serial-In, Parallel-Out Shift  
Shift Register Has Direct Clear  
Q
Q
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
B
Q
C
D
A
Q
SER  
OE  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Q
E
Q
12 RCLK  
F
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
11  
10  
9
Q
SRCLK  
SRCLR  
G
Q
H
GND  
Q
H  
– 1000-V Charged-Device Model (C101)  
Package Options Include Plastic  
SN54AHCT595 . . . FK PACKAGE  
(TOP VIEW)  
Small-Outline (D), Shrink Small-Outline  
(DB), Thin Shrink Small-Outline (PW), and  
Ceramic Flat (W) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) DIPs  
3
2
1 20 19  
18  
SER  
OE  
Q
4
5
6
7
8
D
Q
17  
16  
E
description  
NC  
NC  
The ’AHCT595 devices contain an 8-bit serial-in,  
parallel-out shift register that feeds an 8-bit D-type  
storage register. The storage register has parallel  
3-state outputs. Separate clocks are provided for  
the shift and storage registers. The shift register  
has a direct overriding clear (SRCLR) input, serial  
(SER) input, and serial outputs for cascading.  
When the output-enable (OE) input is high, the  
outputs are in the high-impedance state.  
15 RCLK  
14  
9 10 11 12 13  
Q
F
SRCLK  
Q
G
NC – No internal connection  
Both the shift register clock (RCLK) and storage register clock (SRCLK) are positive-edge triggered. If both  
clocks are connected together, the shift register always is one clock pulse ahead of the storage register.  
The SN54AHCT595 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74AHCT595 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 2000, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54AHCT595相关器件

型号 品牌 获取价格 描述 数据表
SN54AHCT595_15 TI

获取价格

SNx4AHCT595 8-Bit Shift Registers With 3-State Output Registers
SN54AHCT595FK TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN54AHCT595J TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN54AHCT595W TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN54AHCT74 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHCT74FK TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHCT74FKR TI

获取价格

AHCT/VHCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20,
SN54AHCT74J TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHCT74W TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHCT74WR TI

获取价格

AHCT/VHCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14,