5秒后页面跳转
SN54AHC125_07 PDF预览

SN54AHC125_07

更新时间: 2024-11-16 04:51:23
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
21页 940K
描述
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN54AHC125_07 数据手册

 浏览型号SN54AHC125_07的Datasheet PDF文件第2页浏览型号SN54AHC125_07的Datasheet PDF文件第3页浏览型号SN54AHC125_07的Datasheet PDF文件第4页浏览型号SN54AHC125_07的Datasheet PDF文件第5页浏览型号SN54AHC125_07的Datasheet PDF文件第6页浏览型号SN54AHC125_07的Datasheet PDF文件第7页 
SN54AHC125, SN74AHC125  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS  
SCLS256J – DECEMBER 1995 – REVISED JULY 2003  
Operating Range 2-V to 5.5-V V  
CC  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
SN54AHC125 . . . J OR W PACKAGE  
SN74AHC125 . . . D, DB, DGV, N, NS,  
OR PW PACKAGE  
SN74AHC125 . . . RGY PACKAGE  
(TOP VIEW)  
SN54AHC125 . . . FK PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
1
14  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
3
2
1
20 19  
18 4A  
1A  
1Y  
13 4OE  
12 4A  
2
3
4
5
6
1Y  
NC  
4
5
6
7
8
17  
16  
15  
14  
NC  
4Y  
4A  
4Y  
3OE  
3A  
3Y  
11  
10  
9
2OE  
2A  
4Y  
2OE  
NC  
3OE  
3A  
NC  
3OE  
2Y  
2A  
9 10 11 12 13  
7
8
8
GND  
NC – No internal connection  
description/ordering information  
The ’AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.  
Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective  
gate passes the data from the A input to its Y output.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
QFN – RGY  
PDIP – N  
Tape and reel  
Tube  
SN74AHC125RGYR  
SN74AHC125N  
HA125  
SN74AHC125N  
Tube  
SN74AHC125D  
SOIC – D  
AHC125  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74AHC125DR  
SN74AHC125NSR  
SN74AHC125DBR  
SN74AHC125PW  
SN74AHC125PWR  
SN74AHC125DGVR  
SNJ54AHC125J  
–40°C to 85°C  
SOP – NS  
AHC125  
HA125  
SSOP – DB  
TSSOP – PW  
HA125  
Tape and reel  
Tape and reel  
Tube  
TVSOP – DGV  
CDIP – J  
HA125  
SNJ54AHC125J  
SNJ54AHC125W  
SNJ54AHC125FK  
–55°C to 125°C  
CFP – W  
Tube  
SNJ54AHC125W  
SNJ54AHC125FK  
LCCC – FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54AHC125_07相关器件

型号 品牌 获取价格 描述 数据表
SN54AHC125_10 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC125FK TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC125J TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC125W TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126_07 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126_08 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126FK TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC126FKR TI

获取价格

暂无描述
SN54AHC126J TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS