5秒后页面跳转
SN54AHC138_02 PDF预览

SN54AHC138_02

更新时间: 2024-11-16 05:18:23
品牌 Logo 应用领域
德州仪器 - TI 解码器解复用器
页数 文件大小 规格书
9页 135K
描述
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54AHC138_02 数据手册

 浏览型号SN54AHC138_02的Datasheet PDF文件第2页浏览型号SN54AHC138_02的Datasheet PDF文件第3页浏览型号SN54AHC138_02的Datasheet PDF文件第4页浏览型号SN54AHC138_02的Datasheet PDF文件第5页浏览型号SN54AHC138_02的Datasheet PDF文件第6页浏览型号SN54AHC138_02的Datasheet PDF文件第7页 
SN54AHC138, SN74AHC138  
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS  
SCLS258J – DECEMBER 1995 – REVISED FEBRUARY 2002  
SN54AHC138 . . . J OR W PACKAGE  
SN74AHC138 . . . D, DB, DGV, N, NS, OR PW PACKAGE  
(TOP VIEW)  
Operating Range 2-V to 5.5-V V  
CC  
Designed Specifically for High-Speed  
Memory Decoders and Data-Transmission  
Systems  
A
B
V
CC  
15 Y0  
1
2
3
4
5
6
7
8
16  
Incorporate Three Enable Inputs to Simplify  
Cascading and/or Data Reception  
14  
13  
12  
11  
10  
9
C
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
G2A  
G2B  
G1  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Y7  
GND  
– 1000-V Charged-Device Model (C101)  
SN54AHC138 . . . FK PACKAGE  
(TOP VIEW)  
description  
The ’AHC138 decoders/demultiplexers are  
designed for high-performance memory-decoding  
and data-routing applications that require very  
3
2
1 20 19  
18  
Y1  
C
G2A  
NC  
4
5
6
7
8
short  
propagation-delay  
times.  
In  
17 Y2  
16  
high-performance memory systems, these  
decoders can be used to minimize the effects of  
system decoding. When employed with  
high-speed memories utilizing a fast enable  
circuit, the delay times of these decoders and the  
enable time of the memory are usually less than  
thetypicalaccesstimeofthememory. Thismeans  
that the effective system delay introduced by the  
decoders is negligible.  
NC  
15  
Y3  
G2B  
G1  
14  
Y4  
9 10 11 12 13  
NC – No internal connection  
The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two  
active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding.  
A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one  
inverter. An enable input can be used as a data input for demultiplexing applications.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
unless otherwise noted. On all other products, production  
testing of all parameters.  
processing does not necessarily include testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54AHC138_02相关器件

型号 品牌 获取价格 描述 数据表
SN54AHC138_15 TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54AHC138FK TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54AHC138FKR TI

获取价格

AHC SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CQCC20, CERAMIC, LCC-20
SN54AHC138J TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54AHC138W TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54AHC138WR TI

获取价格

AHC SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16, CERAMIC, FP-16
SN54AHC139 TI

获取价格

DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SN54AHC139_07 TI

获取价格

DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SN54AHC139FK TI

获取价格

DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
SN54AHC139J TI

获取价格

DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS