SN54ACT7811
1024 × 18
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SGAS001B – FEBRUARY 1995 – REVISED MARCH 1996
Member of the Texas Instruments
Widebus Family
Input-Ready, Output-Ready, and Half-Full
Flags
Independent Asynchronous Inputs and
Outputs
Cascadable in Word Width and/or Word
Depth
1024 Words × 18 Bits
Fast Access Times of 20 ns With a 50-pF
Load
Read and Write Operations Can Be
Synchronized to Independent System
Clocks
High Output Drive for Direct Bus Interface
Package Options Include 68-Pin Ceramic
PGA (GB) or Space-Saving 68-Pin Ceramic
Programmable Almost-Full/Almost-Empty
Flag
†
Quad Flatpack (HV)
description
A FIFO memory is a storage device that allows data to be written into and read from its array at independent
data rates. The SN54ACT7811 is a 1024 × 18-bit FIFO for high speed and fast access times. It processes data
at rates up to 28.5 MHz and access times of 20 ns in a bit-parallel format. Data outputs are noninverting with
respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The SN54ACT7811 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry
adds the ability to synchronize independent read and write (interrupts, requests) to their respective system
clock.
The SN54ACT7811 is characterized for operation from –55°C to 125°C.
GB PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
G
H
J
†
The SN54ACT7811 HV is not production released.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments Incorporated.
Copyright 1996, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265