ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢃ ꢄ
ꢇꢈ ꢉꢈ ꢊꢋꢌ ꢀꢈ ꢉ ꢍꢋꢌ ꢎꢏ ꢐ ꢆꢑ ꢀ ꢀꢐ ꢏ
SGUS027C − APRIL 1998 − REVISED OCTOBER 2001
D
D
Military Operating Temperature Range
D
144-Pin Plastic Quad Flatpack
(PCM Suffix) 5 V
− 55°C to 125°C; QML Processing
High-Performance Floating-Point Digital
Signal Processor (DSP)
SMQ320C32-50 (5 V)
− 40-ns Instruction Cycle Time
− 275 MOPS
− 50 MFLOPS
− 25 MIPS
SMQ320C32-60 (5 V)
− 33-ns Instruction Cycle Time
− 330 MOPS
D
Eight Extended-Precision Registers
D
Two Address Generators With Eight
Auxiliary Registers and Two Auxiliary
Register Arithmetic Units (ARAUs)
D
D
D
Two Low-Power Modes
Two- and Three-Operand Instructions
Parallel Arithmetic Logic Unit (ALU) and
Multiplier Execution in a Single Cycle
D
Block-Repeat Capability
− 60 MFLOPS
− 30 MIPS
D
Zero-Overhead Loops With Single-Cycle
Branches
D
D
32-Bit High-Performance CPU
D
D
D
Conditional Calls and Returns
16-/32-Bit Integer and 32-/40-Bit
Floating-Point Operations
Interlocked Instructions for
Multiprocessing Support
D
32-Bit Instruction Word, 24-Bit Addresses
One External Pin, PRGW, That Configures
the External-Program-Memory Width to
16 or 32 Bits
D
Two 256 × 32-Bit Single-Cycle, Dual-Access
On-Chip RAM Blocks
D
D
Flexible Boot-Program Loader
D
Two Sets of Memory Strobes (STRB0 and
STRB1) and One I/O Strobe (IOSTRB)
Allow Zero-Glue Logic Interface to Two
Banks of Memory and One Bank of External
Peripherals
On-Chip Memory-Mapped Peripherals:
− One Serial Port
− Two 32-Bit Timers
− Two-Channel Direct Memory Access
(DMA) Coprocessor With Configurable
Priorities
D
D
D
Separate Bus-Control Registers for Each
Strobe-Control Wait-State Generation,
External Memory Width, and Data Type Size
D
Enhanced External Memory Interface That
Supports 8-/16-/32-Bit-Wide External RAM
for Data Access and Program Execution
From 16-/32-Bit-Wide External RAM
STRB0 and STRB1 Memory Strobes Handle
8-, 16-, or 32-Bit External Data Accesses
(Reads and Writes)
D
D
SMJ320C30 and SMJ320C31 Object Code
Compatible
Multiprocessor Support Through the HOLD
and HOLDA Signals Is Valid for All Strobes
Fabricated Using Enhanced Performance
Implanted CMOS (EPIC) Technology by
Texas Instruments
description
The SMQ320C32 is a member of the ’320C3x generation of digital signal processors from Texas Instruments.
The SMQ320C32 is an enhanced 32-bit floating-point processor manufactured in 0.7-µm triple-level-metal
CMOS technology. The enhancements to the ’320C3x architecture include a variable-width external-memory
interface, faster instruction cycle time, power-down modes, two-channel DMA coprocessor with configurable
priorities, flexible bootloader, relocatable interrupt-vector table, and edge- or level-triggered interrupts.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
ꢎ
ꢎ
ꢏ
ꢐ
ꢢ
ꢇ
ꢝ
ꢙ
ꢒ
ꢆ
ꢛ
ꢊ
ꢜ
ꢦ
ꢈ
ꢖ
ꢐ
ꢔ
ꢗ
ꢍ
ꢕ
ꢇ
ꢋ
ꢊ
ꢋ
ꢓ
ꢔ
ꢞ
ꢝ
ꢕ
ꢖ
ꢜ
ꢜ
ꢗ
ꢘ
ꢙ
ꢙ
ꢔ
ꢚ
ꢚ
ꢓ
ꢓ
ꢟ
ꢖ
ꢖ
ꢗ
ꢔ
ꢔ
ꢖ
ꢓ
ꢛ
ꢛ
ꢟ
ꢛ
ꢜ
ꢝ
ꢗ
ꢗ
ꢞ
ꢞ
ꢔ
ꢚ
ꢙ
ꢘ
ꢛ
ꢛ
ꢛ
ꢔ
ꢖ
ꢕ
ꢟ
ꢝ
ꢠ
ꢛ
ꢛ
ꢡ
ꢓ
ꢜ
ꢙ
ꢛ
ꢚ
ꢓ
ꢚ
ꢧ
ꢖ
ꢗ
ꢔ
ꢝ
ꢢ
ꢙ
ꢔ
ꢢ
ꢚ
ꢚ
ꢞ
ꢛ
ꢞ
ꢣ
Copyright 2001, Texas Instruments Incorporated
ꢐ ꢔ ꢟ ꢗ ꢖꢢ ꢝꢜ ꢚꢛ ꢜꢖ ꢘꢟ ꢡꢓ ꢙꢔ ꢚ ꢚꢖ ꢁꢈ ꢌꢩ ꢎꢏ ꢪ ꢩꢃꢫꢬ ꢃꢬꢭ ꢙꢡꢡ ꢟꢙ ꢗ ꢙ ꢘꢞ ꢚꢞꢗ ꢛ ꢙ ꢗ ꢞ ꢚꢞ ꢛꢚꢞ ꢢ
ꢗ
ꢖ
ꢜ
ꢚ
ꢖ
ꢗ
ꢘ
ꢚ
ꢖ
ꢛ
ꢟ
ꢓ
ꢕ
ꢓ
ꢜ
ꢞ
ꢗ
ꢚ
ꢤ
ꢚ
ꢞ
ꢗ
ꢖ
ꢕ
ꢊ
ꢞ
ꢥ
ꢙ
ꢈ
ꢔ
ꢘ
ꢞ
ꢛ
ꢚ
ꢙ
ꢔ
ꢢ
ꢗ
ꢢ
ꢙ
ꢚ ꢞ ꢛ ꢚꢓ ꢔꢨ ꢖꢕ ꢙ ꢡꢡ ꢟꢙ ꢗ ꢙ ꢘ ꢞ ꢚ ꢞ ꢗ ꢛ ꢣ
ꢗ
ꢙ
ꢔ
ꢚ
ꢧ
ꢣ
ꢎ
ꢗ
ꢖ
ꢢ
ꢚ
ꢓ
ꢖ
ꢜ
ꢞ
ꢛ
ꢓ
ꢔ
ꢨ
ꢢ
ꢖ
ꢞ
ꢖ
ꢚ
ꢔ
ꢞ
ꢜ
ꢞ
ꢛ
ꢙ
ꢗ
ꢓ
ꢡ
ꢓ
ꢔ
ꢜ
ꢡ
ꢝ
ꢝ ꢔꢡ ꢞꢛꢛ ꢖ ꢚꢤꢞ ꢗ ꢦꢓ ꢛꢞ ꢔ ꢖꢚꢞ ꢢꢣ ꢐ ꢔ ꢙꢡ ꢡ ꢖ ꢚꢤꢞ ꢗ ꢟꢗ ꢖ ꢢꢝꢜ ꢚꢛ ꢭ ꢟꢗ ꢖ ꢢꢝꢜ ꢚꢓꢖ ꢔ
ꢚ
ꢟ
ꢗ
ꢖ
ꢜ
ꢞ
ꢛ
ꢛ
ꢓ
ꢔ
ꢨ
ꢢ
ꢖ
ꢞ
ꢛ
ꢔ
ꢖ
ꢚ
ꢔ
ꢞ
ꢜ
ꢞ
ꢛ
ꢛ
ꢙ
ꢗ
ꢓ
ꢡ
ꢧ
ꢓ
ꢔ
ꢜ
ꢡ
ꢝ
ꢢ
ꢞ
ꢚ
ꢞ
ꢛ
ꢓ
ꢔ
ꢨ
ꢖ
ꢕ
ꢙ
ꢡ
ꢡ
ꢟ
ꢙ
ꢗ
ꢙ
ꢘ
ꢞ
ꢚ
ꢞ
ꢗ
ꢛ
ꢣ
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443