5秒后页面跳转
SCANPSC100F PDF预览

SCANPSC100F

更新时间: 2024-02-19 02:51:16
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 控制器
页数 文件大小 规格书
21页 209K
描述
Embedded Boundary Scan Controller (IEEE 1149.1 Support)

SCANPSC100F 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP,针数:28
Reach Compliance Code:unknown风险等级:5.62
JESD-30 代码:R-PDSO-G28JESD-609代码:e3
长度:17.9 mm湿度敏感等级:3
端子数量:28最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
认证状态:COMMERCIAL座面最大高度:2.65 mm
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
uPs/uCs/外围集成电路类型:MICROPROCESSOR CIRCUITBase Number Matches:1

SCANPSC100F 数据手册

 浏览型号SCANPSC100F的Datasheet PDF文件第4页浏览型号SCANPSC100F的Datasheet PDF文件第5页浏览型号SCANPSC100F的Datasheet PDF文件第6页浏览型号SCANPSC100F的Datasheet PDF文件第8页浏览型号SCANPSC100F的Datasheet PDF文件第9页浏览型号SCANPSC100F的Datasheet PDF文件第10页 
Parallel Processor Interface (PPI) (Continued)  
TIMING WAVEFORMS (Continued)  
FIGURE 4. Consecutive Read/Writes (best case timing)  
FIGURE 5. Consecutive Read/Writes (worst case timing)  
Note 3: Figures 4, 5: Figure 4 shows the best case bus cycle timing for SCK and STB during consecutive read or write cycles. The rising edge of strobe  
occurs a setup time, tS4 or before the falling edge of SCK. This allows the cycle to be completed within 1.5 clock SCK clock cycles. Figure 5 shows the worst  
case bus cycle timing for SCK and STB during consecutive read or write cycles. The rising edge of strobe does not meet the tS4 requirement between STB  
and SCK. Therefore, the propagation of the internal PSC100 control and reset signals is delayed until the next falling edge of SCK. The bus cycle is then  
completed 1.5 SCK cycles later creating a total bus cycle time of 2.5 SCK cycles. If worst case timing is considered for bus cycle timing, tS4 is not a manda-  
tory timing specification.  
FIGURE 6. Read/Write or Write/Read (best case timing)  
FIGURE 7. Read/Write or Write/Read (worst case timing)  
Note 4: Figures 6, 7: This diagram shows the timing for a read followed by a write (or write followed by a read). Separate Read and Write data/address  
latches and control logic allow consecutive read/write or write/read operations to be overlapped (i.e., do not need to wait 2 or 3 SCK cycles between bus  
cycles). For the best case timing scenario (Figure 6: rising edge of STB to falling edge of SCK greater than tS4), a new bus cycle can be performed each SCK  
cycle. For the worst timing scenario (Figure 7: rising edge of STB to falling edge of SCK is less than tS4), a one SCK cycle delay must be included after each  
back to back read/write or write/read sequence.  
Note 5: Figures 4, 5, 6, 7 assume that the PSC100 register participating in the bus cycle is ready to accept/provide data. For bus cycles involving a PSC100  
shifter/buffer(s), the ready status of a shifter/buffer can be checked using the status bits in Mode Register 2 prior to the start of the bus cycle. Polling is  
required when the RDY pin is not used to provide a processor handshake.  
7
www.fairchildsemi.com  

与SCANPSC100F相关器件

型号 品牌 描述 获取价格 数据表
SCANPSC100FFMQB FAIRCHILD Microprocessor Circuit, CMOS, CDFP28, CERPACK-28

获取价格

SCANPSC100FMW TI SPECIALTY MICROPROCESSOR CIRCUIT, PDSO28, SOIC-28

获取价格

SCANPSC100FSC FAIRCHILD Embedded Boundary Scan Controller (IEEE 1149.1 Support)

获取价格

SCANPSC100FSC ROCHESTER SPECIALTY MICROPROCESSOR CIRCUIT, PDSO28, 0.300 INCH, MS-013, SOIC-28

获取价格

SCANPSC100FSCX ROCHESTER SPECIALTY MICROPROCESSOR CIRCUIT, PDSO28, 0.300 INCH, MS-013, SOIC-28

获取价格

SCANPSC110 NSC SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Suppo

获取价格