5秒后页面跳转
S2009TB PDF预览

S2009TB

更新时间: 2024-11-04 20:08:35
品牌 Logo 应用领域
AMCC 以太网:16GBASE-T电信电信集成电路
页数 文件大小 规格书
42页 1866K
描述
Ethernet Transceiver, CMOS, PBGA208, 23 X 23 MM, COMPACT, TBGA-208

S2009TB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:BGA包装说明:23 X 23 MM, COMPACT, TBGA-208
针数:208Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:8.71
JESD-30 代码:S-PBGA-B208长度:23 mm
功能数量:1端子数量:208
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:1.65 mm标称供电电压:3.3 V
表面贴装:YES技术:CMOS
电信集成电路类型:ETHERNET TRANSCEIVER温度等级:COMMERCIAL
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:23 mmBase Number Matches:1

S2009TB 数据手册

 浏览型号S2009TB的Datasheet PDF文件第2页浏览型号S2009TB的Datasheet PDF文件第3页浏览型号S2009TB的Datasheet PDF文件第4页浏览型号S2009TB的Datasheet PDF文件第5页浏览型号S2009TB的Datasheet PDF文件第6页浏览型号S2009TB的Datasheet PDF文件第7页 
®
DEVICE  
SPECIFICATION  
S2009  
1.6 GBPS QUAD SERIAL BACKPLANE DEVICE  
FEATURES  
GENERAL DESCRIPTION  
• CMOS Technology  
The S2009 facilitates high-speed serial transmission  
of data in a variety of applications including Gigabit  
Ethernet, serial backplanes, and proprietary point to  
point links. The chip provides four separate trans-  
ceivers which can be operated individually or locked  
together for an aggregate data capacity of >5 Gbps.  
• Broad operating rate range (1.3 - 1.6 Gbps)  
- 1.6 Gbps  
- 1/2 Rate Operation  
• Quad Transmitter with Phase-Lock Loop (PLL)  
clock synthesis from low speed reference  
Each bi-directional channel provides 8B/10B coding/  
decoding, parallel-to-serial and serial-to-parallel con-  
version, clock generation/recovery, and framing. The  
on-chip transmit PLL synthesizes the high-speed  
clock from a low-speed reference. The on-chip quad  
receive PLL is used for clock recovery and data re-  
timing on the four independent data inputs. The  
transmitter and receiver each support differential  
PECL-compatible I/O for copper or fiber optic com-  
ponent interfaces with excellent signal integrity. Lo-  
cal loopback mode allows for system diagnostics.  
The chip requires a +3.3 V power supply and dissi-  
pates 2.65 watts.  
• Quad Receiver PLL provides clock and data  
recovery  
• Internally series terminated TTL outputs  
• On-chip 8B/10B line encoding and decoding for  
four separate parallel 8-bit channels  
• 32-bit parallel TTL interface with internal series  
terminated outputs  
• Low-jitter serial PECL interface  
• Individual local loopback control  
• JTAG 1149.1 Boundary scan on low speed I/O  
signals  
• Interfaces with coax, twinax, or fiber optics  
Figure 1 shows the S2009 and S2204 in a Gigabit  
Ethernet application. Figure 2 combines the S2009  
with a crosspoint switch to demonstrate a serial  
backplane application. Figure 3 is the input/output  
diagram. Figures 4 and 5 show the transmit and  
receive block diagrams, respectively.  
• Single +3.3 V supply, 2.65 W power dissipation  
• Compact 23 mm x 23 mm 208 pin  
TBGA package  
APPLICATIONS  
• Ethernet Backbones  
• Workstation  
• Frame buffer  
• Switched networks  
• Data broadcast environments  
• Proprietary extended backplanes  
Figure 1. Typical Quad Gigabit Ethernet Application  
GE INTERFACE  
SERIAL BP DRIVER  
MAC  
(ASIC)  
MAC  
(ASIC)  
TO SERIAL BACKPLANE  
QUAD  
GIGABIT  
ETHERNET  
S2204  
S2009  
MAC  
(ASIC)  
INTERFACE  
MAC  
(ASIC)  
1
February 9, 2001 / Revision C  

与S2009TB相关器件

型号 品牌 获取价格 描述 数据表
S200R MINMAX

获取价格

2W, Low Cost DIP, Single & Dual Output DC/DC Converters
S200X150YAJ PANDUIT

获取价格

Laser/Ink Jet Self-Laminating Labels
S200X225YAJ PANDUIT

获取价格

Laser/Ink Jet Self-Laminating Labels
S200X400YAJ PANDUIT

获取价格

Laser/Ink Jet Self-Laminating Labels
S200X650YAJ PANDUIT

获取价格

Laser/Ink Jet Self-Laminating Labels
S201 CK-COMPONENTS

获取价格

Slide Switches
S-201 MEANWELL

获取价格

200W Single Output Switching Power Supply
S20100 MICROSEMI

获取价格

Silicon Power Rectifier
S-201001CR-200 ETC

获取价格

x8 ROM (Mask Programmable)
S-201001CRC-200 ETC

获取价格

x8 ROM (Mask Programmable)