5秒后页面跳转
QS532807Q8 PDF预览

QS532807Q8

更新时间: 2024-10-27 21:10:23
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
6页 86K
描述
Low Skew Clock Driver, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, QSOP-20

QS532807Q8 技术参数

生命周期:Obsolete零件包装代码:QSOP
包装说明:SSOP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84输入调节:SCHMITT TRIGGER
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:8.65 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:20实输出次数:10
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:SERIES-RESISTOR封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH传播延迟(tpd):5.2 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.5 ns
座面最大高度:1.75 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL宽度:3.9116 mm
Base Number Matches:1

QS532807Q8 数据手册

 浏览型号QS532807Q8的Datasheet PDF文件第2页浏览型号QS532807Q8的Datasheet PDF文件第3页浏览型号QS532807Q8的Datasheet PDF文件第4页浏览型号QS532807Q8的Datasheet PDF文件第5页浏览型号QS532807Q8的Datasheet PDF文件第6页 
GUARANTEED LOW SKEW  
CMOS CLOCK  
QS532807  
DRIVER/BUFFER  
DESCRIPTION:  
FEATURES:  
JEDEC compatible LVTTL level  
10 low skew clock outputs  
Clock input is 5V tolerant  
Pinout and function compatible with QS5807  
25on-chip resistors available for low noise  
Input hysteresis for better noise margin  
Guaranteed low skew < 0.5ns (max.) between outputs:  
Available in QSOP and SOIC packages  
The QS532807 clock driver/buffer circuit can be used for clock  
bufferingschemes where lowskewis a keyparameter. The QS532807  
offers tennon-invertingoutputs. DesignedinIDT's proprietaryQCMOS  
process, these devices provide low propagation delay buffering with  
less than 0.5ns on-chip skew. The QS532807 has on-chip series  
terminationresistors forlowernoise clocksignals.The QS532807series  
resistor version is recommended for driving unterminated lines with  
capacitive loadingandothernoise sensitive clockdistributioncircuits.  
These clockbufferproducts are designedforuse inhigh-performance  
workstations, embedded and personal computing systems. Several  
devices can be used in parallel or scattered throughout a system for  
guaranteedlowskew, system-wide clockdistributionnetworks.  
FUNCTIONALBLOCKDIAGRAM  
O1  
O2  
O3  
O4  
O5  
O6  
O7  
O8  
O9  
O10  
IN  
INDUSTRIAL TEMPERATURE RANGE  
OCTOBER 2001  
1
c
2001 Integrated Device Technology, Inc.  
DSC - 5848/1  

与QS532807Q8相关器件

型号 品牌 获取价格 描述 数据表
QS532807SO IDT

获取价格

GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER
QS532807SO8 IDT

获取价格

Low Skew Clock Driver, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, 0.300 INCH,
QS53806AQ ETC

获取价格

Five Distributed-Output Clock Driver
QS53806AQ8 IDT

获取价格

Low Skew Clock Driver, 0 True Output(s), 5 Inverted Output(s), CMOS, PDSO20, QSOP-20
QS53806ASO ETC

获取价格

Five Distributed-Output Clock Driver
QS53806ASO8 IDT

获取价格

Low Skew Clock Driver, 0 True Output(s), 5 Inverted Output(s), CMOS, PDSO20, SOIC-20
QS53806Q8 IDT

获取价格

Low Skew Clock Driver, 0 True Output(s), 5 Inverted Output(s), CMOS, PDSO20, QSOP-20
QS53806SO IDT

获取价格

Low Skew Clock Driver, 0 True Output(s), 5 Inverted Output(s), CMOS, PDSO20, SOIC-20
QS53806SO8 IDT

获取价格

Low Skew Clock Driver, 0 True Output(s), 5 Inverted Output(s), CMOS, PDSO20, SOIC-20
QS53807AQ ETC

获取价格

Ten Distributed-Output Clock Driver