5秒后页面跳转
PXA310 PDF预览

PXA310

更新时间: 2024-11-14 06:06:07
品牌 Logo 应用领域
ACTEL 存储
页数 文件大小 规格书
2页 137K
描述
Storage Solution for Marvell’s PXA300/310 Platform

PXA310 数据手册

 浏览型号PXA310的Datasheet PDF文件第2页 
Storage Solution for Marvell’s  
PXA300/310 Platform  
Features  
Low-power Actel AGL600-FG256  
IGLOO family FPGA  
Overview  
Micro-SD connector for Micro-SD  
memory modules  
SD/MMC Connector for SD, MMC4,  
RS-MMC, Mini-SD, MMC Plus, RS  
MMC Plus cards  
The SD2.0/MMC4.2/CE-ATA storage solution has been developed in  
cooperation with ARASAN Chip Systems for Actel AGL600-FG256 low-  
power IGLOO FPGA. The Actel IGLOO family of reprogrammable, full-  
featured flash FPGAs is designed to meet the demanding power and  
area requirements of today's portable electronics. Based on the Actel  
nonvolatile flash technology and single-chip ProASIC®3 FPGA archi-  
tecture, the 1.2 V / 1.5 V operating voltage family offers the industry's  
lowest power consumption - as low as 5 µW.  
On-board power regulators for 3.3 V  
and 1.2/1.5 V core power  
Interfaces with Marvell Littleton  
PXA3xx VLIO interface using JAE  
160-pin connectors  
Flash*Freeze™ demonstration func-  
tionality  
FLASHPRO JTAG connector for pro-  
gramming  
Capability to measure current for  
individual I/O banks and core  
Meets SD Host Controller specifica-  
tion Version 2.0 Part A2  
Meets SDIO card v2.0 specification  
Supports Embedded SDIO Specifica-  
tion Version 0.92 Draft  
Supports Test Register to generate  
events by software  
Supports high-capacity Ver2.00 Card  
Supports non-DMA, SDMA, ADMA1,  
and ADMA2 modes  
Meets MMC specifications version  
3.31 and 4.2  
Supports MMCplus, MMCmobile  
Meets CE-ATA Digital Protocol revi-  
sion 1.1RC  
The storage daughter board interfaces with Marvell's PXA300/310  
processor through the data flash interface (DFI). Arasan SD2.0/  
MMC4.2/CE-ATA Host IP core in the Actel IGLOO device provides a  
low-cost and low-power solution.  
The Arasan SD2.0/MMC4.2/CE-ATA (CE-ATA 2) Host Controller core  
consists of the SD 2.0, SDIO 2.0, MMC4.2, and CE-ATA 1.1 controllers.  
The Arasan CE-ATA 2 Host is fully compliant with the SD Host specifi-  
cation version 2.0 with Advanced-DMA support, MMC specification  
version 4.2, and CE-ATA Digital Protocol revision 1.1RC. It supports SPI,  
SD 1-bit, SD 4-bit, and MMC 8-bit modes. The CE-ATA 2 Host core is  
designed to support high-speed and full-speed SD data transfers. In  
application with an AHB interface, the Arasan CE-ATA 2 Host core  
communicates with the ARM® processor at a clock speed up to 300  
MHz. The CE-ATA 2 Host controller includes a DMA controller and a  
FIFO that is expandable from a minimum size of 4 x 32-bit. An  
optional CPRM functional block can be incorporated to perform a  
Cipher algorithm for encryption and decryption.  
Up to 200 Mbps with 4 parallel SD  
data lines and 416 Mbps with 8 par-  
allel MMC 4.2 data lines  
Supports CE-ATA Digital Protocol  
commands (CMD39/CMD60/CMD61)  
Host clock rate from 0 to 52 MHz  
CRC7 and CRC16 modules  
Supports direct R/W (IO52) and  
extended R/W (IO53) commands  
Supports Read Wait Control, Sus-  
pend/Resume operations  
The Storage Solution Functional Block Diagram  
Copyright 2007 Arasan Chip Systems Inc.  
Version 1.0  
SD 2.0 Compliant  
SDIO 2.0 Compliant  
MMC 4.2 compliant  
CE-ATA 1.1 compliant  

与PXA310相关器件

型号 品牌 获取价格 描述 数据表
PXA320 MARVELL

获取价格

Cost-Effective, Scalable Performance up to 806 MHz for Power-Efficient, High-End Multimedi
PXA6.3VC820MJ12TP TI

获取价格

60-A, 3.3/5-V INPUT, NONISOLATED WIDE-OUTPUT ADJUST POWER MODULE
PXA620004 DIODES

获取价格

Oscillator, 38.88MHz Min, 162MHz Max, 106.25MHz Nom,
PXA620005 DIODES

获取价格

LVDS Output Clock Oscillator, SMD, 6 PIN
PXA620006 DIODES

获取价格

Oscillator, 38.88MHz Min, 162MHz Max, 106.25MHz Nom,
PXA90X MARVELL

获取价格

Delivers 3G Wireless Capabilities
PXA911/07/P ETC

获取价格

7 P PLUG FLEX
PXA911/07/S ETC

获取价格

7 P SOCKET FLEX
PXA91102P01 ETC

获取价格

Buccaneer® Connectors
PXA91102P02 ETC

获取价格

Buccaneer® Connectors