Datasheet > PI6CB18401ZHIEX

PI6CB18401ZHIEX

更新时间： 2024-11-23 15:47:51

品牌	Logo	应用领域
美台 - DIODES		驱动逻辑集成电路
页数	文件大小	规格书
17页	775K
描述
PLL Based Clock Driver,

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PI6CB18401ZHIEX 技术参数

生命周期：	Active	包装说明：	HVQCCN,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
Factory Lead Time：	23 weeks	风险等级：	1.56
Is Samacsys：	N	系列：	6C
输入调节：	DIFFERENTIAL MUX	JESD-30 代码：	S-XQCC-N32
长度：	5 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
功能数量：	1	反相输出次数：
端子数量：	32	实输出次数：	8
最高工作温度：	85 °C	最低工作温度：	-40 °C
输出特性：	3-STATE WITH SERIES RESISTOR	封装主体材料：	UNSPECIFIED
封装代码：	HVQCCN	封装形状：	SQUARE
封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	传播延迟（tpd）：	4.5 ns
座面最大高度：	0.8 mm	最大供电电压 (Vsup)：	1.9 V
最小供电电压 (Vsup)：	1.7 V	标称供电电压 (Vsup)：	1.8 V
表面贴装：	YES	温度等级：	INDUSTRIAL
端子形式：	NO LEAD	端子节距：	0.5 mm
端子位置：	QUAD	宽度：	5 mm
Base Number Matches：	1

PI6CB18401ZHIEX 数据手册

A product Line of

Diodes Incorporated

PI6CB18401

Very Low Power 4-Output PCIe Clock Buffer With On-chip Termination

Features

Description

ꢀÎ1.8V supply voltage

e PI6CB18401 is an 4-output very low power PCIe Gen1/Gen2/

Gen3/Gen4 clock buﬀer. It takes an reference input to fanout four

100MHz low power diﬀerential HCSL outputs with on-chip ter-

minations. e on-chip termination can save 16 external resistors

and make layout easier. Individual OE pin for each output pro-

vides easier power management.

ꢀÎHCSL input: 100MHz, also suppport 50MHz or 125MHz via

SMBus

ꢀÎ4 diﬀerential low power HCSL outputs with on-chip

termination

ꢀÎIndividual output enable

ꢀÎProgrammable Slew rate and output amplitute for each

It uses Pericom proprietary PLL design to achieve very low jit-

ter that meets PCIe Gen1/Gen2/Gen3/Gen4 requirements. Other

than PCIe 100MHz support, this device also support Ethernet ap-

plication with 50MHz or 125MHz via SMBus. It provides various

options such as diﬀerent slew rate and amplitude through strap-

ping pins or SMBUS so that users can conﬁgure the device easily

to get the optimized performance for their individual boards.

output

ꢀÎDiﬀerential outputs blocked until PLL is locked

ꢀÎStrapping pins or SMBus for conﬁguration;

ꢀÎ3.3V tolerant SMBus interface support

ꢀÎVery low jitter outputs

yÎDiﬀerential cycle-to-cycle jitter <50ps

yÎDiﬀerential output-to-output skew <50ps

yÎPCIe Gen1/Gen2/Gen3/Gen4 compliant

ꢀÎPackaging (Pb-free & Green): 32-lead 5×5mm TQFN

Block Diagram

OE[3:0]#

IN+

PLL

IN-

SCLK

SDATA

SADR_TRI

CTRL

BW_SEL_TRI

LOGIC

PD#

www.diodes.com

January 2018

Diodes Incorporated

PI6CB18401

Document Number DS40617 Rev 1-2

12 3 4 5 6 7...17

中文翻译

下载PDF

与PI6CB18401ZHIEX相关器件

型号	品牌	获取价格	描述	数据表
PI6CB184Q	DIODES	获取价格	4-Output PCIe 4.0 Clock Buffer for Automotive Applications
PI6CB18601	DIODES	获取价格	Very Low Power 6-Output PCIe Gen 4 Clock Buffer with on chip termination
PI6CB18601ZLAIEX	DIODES	获取价格	PLL Based Clock Driver,
PI6CB18801	DIODES	获取价格	Very Low Power 8-Output PCIe Gen 4 Clock Buffer with on chip termination
PI6CB18801ZLIEX	DIODES	获取价格	PLL Based Clock Driver,
PI6CB332000	DIODES	获取价格	20-Output PCIe 4.0/5.0 Clock Buffer With On-Chip Termination
PI6CB332001	DIODES	获取价格	20-Output PCIe Gen4/Gen5 Clock Buffer With On-chip Termination
PI6CB332001A	DIODES	获取价格	20-Output PCIe 4.0/5.0 Clock Buffer With On-chip Termination
PI6CB33201	DIODES	获取价格	Low Power 2-Output PCIe 5.0 Clock Generator With On-Chip Termination to support Zout=100 O
PI6CB33202	DIODES	获取价格	Very Low Power 2-Output PCIe Clock Buffer With On-Chip Termination

与PI6CB18401ZHIEX相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

27
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

54
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6CB18401ZHIEX

PI6CB18401ZHIEX 技术参数

PI6CB18401ZHIEX 数据手册

与PI6CB18401ZHIEX相关器件

与PI6CB18401ZHIEX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6CB18401ZHIEX

PI6CB18401ZHIEX 技术参数

PI6CB18401ZHIEX 数据手册

与PI6CB18401ZHIEX相关器件

与PI6CB18401ZHIEX相关文章

您还可以找

您在本页遇到什么问题？