Datasheet > PI6C3991A

PI6C3991A

更新时间： 2024-11-17 23:27:39

品牌	Logo	应用领域
其他 - ETC		时钟
页数	文件大小	规格书
11页	275K
描述
Clock IC \| 750ps Accuracy. 3.3V. LVTTL. 3.75 to 80 MHz

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PI6C3991A 数据手册

PI6C3991A

3.3V High-Speed, Low-Voltage

Programmable Skew Clock Buffer

SuperClock

Features

Description

• All output pair skew <100ps typical (250 Max.)

• 3.75 MHz to 110 MHz output operation

• User-selectable output functions

— Selectable skew to 18ns

PI6C3991A offers selectable control over system clock functions.

These multiple-output clock drivers provide the system integrator

with functions necessary to optimize the timing of high-perfor-

mancecomputersystems.Eightindividualdrivers,arrangedasfour

pairs of user-controllable outputs, can each drive terminated trans-

mission lines with impedances as low as 50-ohms while delivering

minimal and specified output skews and full-swing logic levels

(LVTTL).

— Inverted and Non-Inverted

— Operation at ½ and ¼ input frequency

— Operation at 2X and 4X input frequency

(input as low as 3.75 MHz, x4 operation)

• Zero input-to-output delay

• 50% duty-cycle outputs

• Inputs are 5V Tolerant

• LVTTLoutputsdrive50-ohmterminatedlines

• Operates from a single 3.3V supply

• Low operating current

• Availablein32-pinPLCC(J)package

• Jitter < 200ps peak-to-peak (< 25ps RMS)

• Pin-to-PincompatiblewithCY7B991V

Each output can be hardwired to one of nine skews or function

configurations. Delay increments of 0.7ns to 1.5ns are determined

by the operating frequency with outputs able to skew up to ±6 time

units from their nominal “zero” skew position. The completely

integrated PLL allows external load and transmission line delay

effects to be canceled. The user can create output-to-output skew

up to ±12 time units.

Divide-by-two and divide-by-four output functions are provided

foradditionalflexibilityindesigningcomplexclocksystems.When

combined with the internal PLL, these divide functions allow

distribution of a low-frequency clock that can be multiplied by

two or four at the clock destination. This feature allows flexibility

and simplifies system timing distribution design for complex

high-speed systems.

PinConfiguration

LogicBlockDiagram

Test

Phase

Freq.

DET

VCO and

Time Unit

Generator

Filter

REF

32 31 30

3F1

4F0

4F1

2F0

GND

1F1

1F0

4Q0

4Q1

4F0

4F1

CCQ

32-Pin

Select Inputs

(three level)

CCN

4Q1

CCN

Skew

3Q0

3Q1

1Q0

1Q1

GND

3F0

3F1

4Q0

Select

GND

2Q0

2Q1

2F0

2F1

Matrix

14 15 16 17 18 19 20

1Q0

1Q1

1F0

1F1

PS8625A

02/07/03

12 3 4 5 6 7...11

中文翻译

下载PDF

与PI6C3991A相关器件

型号	品牌	获取价格	描述	数据表
PI6C3991A-2	ETC	获取价格	Clock IC \| 250ps Accuracy. 3.3V. LVTTL. 3.75 to 80 MHz
PI6C3991A-5	ETC	获取价格	Clock IC \| 500ps Accuracy. 3.3V. LVTTL. 3.75 to 80 MHz
PI6C3991A-5I	ETC	获取价格	Clock IC \| 500ps Accuracy. 3.3V. LVTTL. 3.75 to 80 MHz. Industrial Temp. Operation
PI6C3991A-5IJ	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC32, P
PI6C3991A-5J	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC32, P
PI6C3991A-I	ETC	获取价格	Clock IC \| 750ps Accuracy. 3.3V. LVTTL. 3.75 to 80 MHz. Industrial Temp. Operation
PI6C3991A-IJ	PERICOM	获取价格	PLL Based Clock Driver, 6C Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC32, P
PI6C3991AJ	PERICOM	获取价格	暂无描述
PI6C3991I	ETC	获取价格	Clock IC \| 750ps Accuracy. 3.3V. LVTTL. 3.75 to 80 MHz. Industrial Temp. Operation
PI6C3991-IJ	PERICOM	获取价格	3.3V High-Speed, Low-Voltage Programmable Skew Clock Buffer SuperClock

与PI6C3991A相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6C3991A

PI6C3991A 数据手册

与PI6C3991A相关器件

与PI6C3991A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PI6C3991A

PI6C3991A 数据手册

与PI6C3991A相关器件

与PI6C3991A相关文章

您还可以找

您在本页遇到什么问题？