Dual-Host & Failover Support
equipped with a hot-plug control/status register to
support hot-plug capability through external logic via the
I2C interface.
The PEX 8632 product supports a Non-Transparent
(NT) Port, which enables the implementation of multi-
host systems in communications, storage, and blade
server applications. The NT port allows systems to
isolate host memory domains by presenting the
processor subsystem as an endpoint rather than another
memory system. Base
SerDes Power and Signal Management
The PEX 8632 supports software control of the SerDes
outputs to allow optimization of power and signal
strength in a system. The PLX SerDes implementation
supports four levels of power – off, low, typical, and
high. The SerDes block also supports loop-back modes
and advanced reporting of error conditions, which
enables efficient management of the entire system.
Secondary
Host
Host
Secondary
address registers are used to
translate addresses; doorbell
registers are used to send
interrupts
Primary
Primary
Host
Host
CPU
Blade
CPU
Blade
Non-Transparent
between the
Port
address
Interoperability
domains; and
scratchpad
registers
(accessible
from both
CPUs) allow
inter-processor
communication (see Figure 2).
The PEX 8632 is designed to be fully compliant with the
PCI Express Base Specification r2.0, and is backwards
compatible to PCI Express Base Specification r1.1 and
r1.0a. Additionally, it supports auto-negotiation, lane
reversal, and polarity reversal. Furthermore, the PEX
8632 is designed for Microsoft Vista compliance. All
PLX switches undergo thorough interoperability testing
in PLX’s Interoperability Lab and compliance testing
at the PCI-SIG plug-fest.
I/O
NT
I/O
PEX 8632
I/O
Figure 2. Non-Transparent Port
Dual Cast
The PEX 8632 supports Dual Cast, a feature which
allows for the copying of data (e.g. packets) from one
ingress port to two egress ports allowing for higher
performance in dual-graphics, storage, security, and
redundant applications.
Applications & Usage Models
Suitable for host-centric as well as peer-to-peer traffic
patterns, the PEX 8632 can be configured for a broad
range of form factors and applications.
Host Centric Fan-out
Read Pacing
The PEX 8632, with its symmetric or asymmetric lane
configuration capability, allows user-specific tuning to a
variety of host-centric applications. Figure 3 shows a
typical server-based design where the root complex
provides a PCI Express link that needs to be expanded to
a larger number of smaller ports for a variety of I/O
functions. In this example, the PEX 8632 has an 8-lane
upstream port, and four downstream ports using a
combination of x4 and x8 links.
The Read Pacing feature allows users to throttle the
amount of read requests being made by downstream
devices. When a downstream device requests several
long reads back-to-back, the Root Complex gets tied up
in serving this downstream port. If this port has a narrow
link and is therefore slow in receiving these read packets
from the Root Complex, then other downstream ports
may become starved – thus, impacting performance. The
Read Pacing feature enhances performances by allowing
for the adequate servicing of all downstream devices.
CPU
CPU
CPU
CPU
Hot Plug for High Availability
Hot plug capability allows users to replace hardware
modules and perform maintenance without powering
down the system. The PEX 8632 hot plug capability
feature makes it suitable for High Availability (HA)
applications. Three downstream ports include a
Standard Hot Plug Controller. If the PEX 8632 is used in
an application where one or more of its downstream
ports connect to PCI Express slots, each port’s Hot Plug
Controller can be used to manage the hot-plug event of
its associated slot. Every port on the PEX 8632 is
Memory
Chipset
x8
x4
x8
Endpoint
PEX 8632
x4
x4
x8
x8
Endpoint
Figure 3. Fan-in/out Usage
Preliminary - PLX Confidential
5秒后页面跳转
资料手册解读：UC3842参数和管脚说明
一文带你了解无源晶振的负载电容为何要加两颗谐振电容CL1和CL2
玻璃管保险丝与陶瓷管保险丝：区别与替代性探讨
PCF8574资料解读：主要参数分析、引脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
