5秒后页面跳转
PDM41024LA12TATY PDF预览

PDM41024LA12TATY

更新时间: 2024-11-25 20:19:55
品牌 Logo 应用领域
IXYS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
8页 231K
描述
Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, TSOP1-32

PDM41024LA12TATY 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:TSOP1, TSSOP32,.8,20
Reach Compliance Code:compliant风险等级:5.92
最长访问时间:12 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-G32内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
湿度敏感等级:1功能数量:1
端子数量:32字数:131072 words
字数代码:128000工作模式:ASYNCHRONOUS
最高工作温度:105 °C最低工作温度:-40 °C
组织:128KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP1
封装等效代码:TSSOP32,.8,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):225电源:5 V
认证状态:Not Qualified最小待机电流:2 V
子类别:SRAMs最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

PDM41024LA12TATY 数据手册

 浏览型号PDM41024LA12TATY的Datasheet PDF文件第2页浏览型号PDM41024LA12TATY的Datasheet PDF文件第3页浏览型号PDM41024LA12TATY的Datasheet PDF文件第4页浏览型号PDM41024LA12TATY的Datasheet PDF文件第5页浏览型号PDM41024LA12TATY的Datasheet PDF文件第6页浏览型号PDM41024LA12TATY的Datasheet PDF文件第7页 
PDM41024  
1 Megabit Static RAM  
128K x 8-Bit  
1
2
Description  
Features  
The PDM41024 is a high-performance CMOS static  
RAM organized as 131,072 x 8 bits. Writing is  
accomplished when the write enable (WE) and the  
chip enable (CE1) inputs are both LOW and CE2 is  
HIGH. Reading is accomplished when WE and CE2  
remain HIGH and CE1 and OE are both LOW.  
High-speed access times  
Com’l: 10, 12 and 15 ns  
Ind’l: 12 and 15 ns  
Low power operation (typical)  
- PDM41024SA  
3
Active: 450 mW  
Standby: 50 mW  
- PDM41024LA  
Active: 400 mW  
The PDM41024 operates from a single +5V power  
supply and all the inputs and outputs are fully TTL-  
compatible. The PDM41024 comes in two versions:  
the standard power version (SA) and the low power  
version (LA). The two versions are functionally the  
same and differ only in their power consumption.  
Standby: 25mW  
Single +5V (±10%) power supply  
TTL-compatible inputs and outputs  
Packages  
The PDM41024 is available in a 32-pin plastic TSOP  
(I), and a 300-mil and 400-mil plastic SOJ.  
5
Plastic SOJ (300 mil) - TSO  
Plastic SOJ (400 mil) - SO  
Plastic TSOP (I)- T  
6
Functional Block Diagram  
7
A0  
Decoder  
Memory  
8
Addresses  
Matrix  
A16  
9
• • • • •  
Column I/O  
I/O0  
Input  
Data  
Control  
10  
11  
12  
I/O7  
CE1  
CE2  
WE  
OE  
Control  
Rev. 3.3 - 4/09/98  
1

与PDM41024LA12TATY相关器件

型号 品牌 获取价格 描述 数据表
PDM41024LA12TI ETC

获取价格

1 Megabit Static RAM 128K x 8-Bit
PDM41024LA12TITR ETC

获取价格

1 Megabit Static RAM 128K x 8-Bit
PDM41024LA12TITY ETC

获取价格

1 Megabit Static RAM 128K x 8-Bit
PDM41024LA12TSO IXYS

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32
PDM41024LA12TSOA IXYS

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, SOJ-32
PDM41024LA12TSOATR IXYS

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, SOJ-32
PDM41024LA12TSOATY ETC

获取价格

1 Megabit Static RAM 128K x 8-Bit
PDM41024LA12TSOI ETC

获取价格

1 Megabit Static RAM 128K x 8-Bit
PDM41024LA12TSOITR IXYS

获取价格

Standard SRAM, 128KX8, 12ns, CMOS, PDSO32
PDM41024LA12TSOITY ETC

获取价格

1 Megabit Static RAM 128K x 8-Bit