5秒后页面跳转
PCA9502BS,128 PDF预览

PCA9502BS,128

更新时间: 2024-01-29 01:57:46
品牌 Logo 应用领域
恩智浦 - NXP PC外围集成电路
页数 文件大小 规格书
27页 286K
描述
PCA9502 - 8-bit I/O expander with I2C-bus/SPI interface QFN 24-Pin

PCA9502BS,128 技术参数

是否Rohs认证:符合生命周期:Active
零件包装代码:QFN包装说明:HVQCCN, LCC24,.16SQ,20
针数:24Reach Compliance Code:compliant
HTS代码:8542.31.00.01风险等级:1.14
Is Samacsys:N其他特性:IT ALSO OPERATES AT 3.3V SUPPLY
JESD-30 代码:S-PQCC-N24JESD-609代码:e4
长度:4 mm湿度敏感等级:1
位数:8I/O 线路数量:8
端口数量:1端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC24,.16SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:2.5/3.3 V认证状态:Not Qualified
座面最大高度:1 mm子类别:Parallel IO Port
最大供电电压:2.7 V最小供电电压:2.3 V
标称供电电压:2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:4 mm
uPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSEBase Number Matches:1

PCA9502BS,128 数据手册

 浏览型号PCA9502BS,128的Datasheet PDF文件第5页浏览型号PCA9502BS,128的Datasheet PDF文件第6页浏览型号PCA9502BS,128的Datasheet PDF文件第7页浏览型号PCA9502BS,128的Datasheet PDF文件第9页浏览型号PCA9502BS,128的Datasheet PDF文件第10页浏览型号PCA9502BS,128的Datasheet PDF文件第11页 
PCA9502  
NXP Semiconductors  
8-bit I/O expander with I2C-bus/SPI interface  
acknowledgement signal  
from receiver  
SDA  
MSB  
SCL  
0
1
6
7
8
0
1
2 to 7  
8
S
P
ACK  
ACK  
START  
condition  
STOP  
condition  
byte complete,  
interrupt within receiver  
clock line held LOW  
while interrupt is serviced  
002aab012  
Fig 6. Data transfer on the I2C-bus  
data output  
by transmitter  
transmitter stays off of the bus  
during the acknowledge clock  
data output  
by receiver  
acknowledgement signal  
from receiver  
SCL from master  
S
0
1
6
7
8
002aab013  
START  
condition  
Fig 7. Acknowledge on the I2C-bus  
A slave receiver must generate an acknowledge after the reception of each byte, and a  
master must generate one after the reception of each byte clocked out of the slave  
transmitter.  
There is an exception to the ‘acknowledge after every byte’ rule. It occurs when a master  
is a receiver: it must signal an end of data to the transmitter by not signalling an  
acknowledge on the last byte that has been clocked out of the slave. The acknowledge  
related clock, generated by the master should still take place, but the SDA line will not be  
pulled down. In order to indicate that this is an active and intentional lack of  
acknowledgement, we shall term this special condition as a ‘negative acknowledge’.  
9.2 Addressing and transfer formats  
Each device on the bus has its own unique address. Before any data is transmitted on the  
bus, the master transmits on the bus the address of the slave to be accessed for this  
transaction. A well-behaved slave with a matching address, if it exists on the network,  
should of course acknowledge the master's addressing. The addressing is done by the  
first byte transmitted by the master after the START condition.  
An address on the network is seven bits long, appearing as the most significant bits of the  
address byte. The last bit is a direction (R/W) bit. A ‘0’ indicates that the master is  
transmitting (write) and a ‘1’ indicates that the master requests data (read). A complete  
data transfer, comprised of an address byte indicating a ‘write’ and two data bytes is  
shown in Figure 8.  
PCA9502  
All information provided in this document is subject to legal disclaimers.  
© NXP Semiconductors N.V. 2016. All rights reserved.  
Product data sheet  
Rev. 4 — 23 February 2016  
8 of 27  
 

与PCA9502BS,128相关器件

型号 品牌 描述 获取价格 数据表
PCA9503A NXP Smart, simple solutions for the 12 most common design concerns

获取价格

PCA9504A NXP Glue chip 4

获取价格

PCA9504ADGG NXP Glue chip 4

获取价格

PCA9504ADGG,112 NXP PCA9504A - Glue chip 4 TSSOP 56-Pin

获取价格

PCA9504ADGG,118 NXP IC SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56, 6.10 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56

获取价格

PCA9504ADGG/G,118 NXP PCA9504A - Glue chip 4 TSSOP 56-Pin

获取价格