P89LPC913FDH

更新时间： 2024-10-26 22:14:07

品牌	Logo	应用领域
恩智浦 - NXP		微控制器
页数	文件大小	规格书
63页	300K
描述
8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

P89LPC913FDH 数据手册

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

1 kB 3 V Flash with 128-byte RAM

Rev. 03 — 17 December 2004

Product data

1. General description

The P89LPC912/913/914 are single-chip microcontrollers in low-cost 14-pin

packages, based on a high performance processor architecture that executes

instructions in two to four clocks, six times the rate of standard 80C51 devices. Many

system level functions have been incorporated into the P89LPC912/913/914 in order

to reduce component count, board space, and system cost.

2. Features

■ 1 kB byte-erasable Flash code memory organized into 256-byte sectors and

16-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile

data storage.

■ 128-byte RAM data memory.

■ Two 16-bit counter/timers. Each timer may be conﬁgured to toggle a port output

upon timer overﬂow or to become a PWM output.

■ 23-bit system timer that can also be used as a Real-Time clock.

■ Two analog comparators with selectable inputs and reference source.

■ Enhanced UART with fractional baudrate generator, break detect, framing error

detection, automatic address detection and versatile interrupt capabilities

(P89LPC913, P89LPC914).

■ SPI communication port.

■ Internal RC oscillator (factory calibrated to ±1 %) option allows operation without

external oscillator components. The RC oscillator option is selectable and ﬁne

tunable.

■ 2.4 V to 3.6 V V_DDoperating range. I/O pins are 5 V tolerant (may be pulled up or

driven to 5.5 V).

■ Up to 12 I/O pins when using internal oscillator and reset options.

3. Additional features

• 14-pin TSSOP packages.

• A high performance 80C51 CPU provides instruction cycle times of 111 ns to

222 ns for all instructions except multiply and divide when executing at 18 MHz

(167 ns to 333 ns at 12 MHz). This is six times the performance of the standard

80C51 running at the same clock frequency. A lower clock frequency for the same

performance results in power savings and reduced EMI.

• In-Application Programming (IAP-Lite) and byte erase allows code memory to be

used for non-volatile data storage.

12 3 4 5 6 7...63

中文翻译

下载PDF

与P89LPC913FDH相关器件

型号	品牌	获取价格	描述	数据表
P89LPC914	NXP	获取价格	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
P89LPC914FDH	NXP	获取价格	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
P89LPC915	NXP	获取价格	8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V Flash with 8-bit A/D
P89LPC9151	NXP	获取价格	8-bit microcontroller with accelerated two-clock 80C51 core, 2 kB 3 V byte-erasable flash
P89LPC9151FDH	NXP	获取价格	8-bit microcontroller with accelerated two-clock 80C51 core, 2 kB 3 V byte-erasable flash
P89LPC9151FDH,129	NXP	获取价格	P89LPC9151/9161/9171 - 8-bit microcontroller with accelerated two-clock 80C51 core, 2 kB 3
P89LPC915FDH	NXP	获取价格	8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V Flash with 8-bit A/D
P89LPC915FDH,129	NXP	获取价格	P89LPC915/916/917 - 8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V
P89LPC915FN	NXP	获取价格	8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V flash with 8-bit A/D
P89LPC915FN,112	NXP	获取价格	P89LPC915/916/917 - 8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V

与P89LPC913FDH相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

9
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

6
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

35
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

44

产品中心

服务支持

精选活动

关于我们

帮助中心

P89LPC913FDH

P89LPC913FDH 数据手册

与P89LPC913FDH相关器件

与P89LPC913FDH相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

P89LPC913FDH

P89LPC913FDH 数据手册

与P89LPC913FDH相关器件

与P89LPC913FDH相关文章

您还可以找

您在本页遇到什么问题？