5秒后页面跳转
NT5CB128M16IP-FL PDF预览

NT5CB128M16IP-FL

更新时间: 2024-11-03 00:35:47
品牌 Logo 应用领域
南亚科技 - NANYA 时钟动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
162页 4874K
描述
Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM

NT5CB128M16IP-FL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:VFBGA, BGA96,9X16,32Reach Compliance Code:compliant
ECCN代码:EAR99风险等级:5.61
访问模式:MULTI BANK PAGE BURST最长访问时间:0.18 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):1066 MHz
I/O 类型:COMMON交错的突发长度:4,8
JESD-30 代码:R-PBGA-B96长度:13 mm
内存密度:2147483648 bit内存集成电路类型:DDR DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:96
字数:134217728 words字数代码:128000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:128MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:VFBGA封装等效代码:BGA96,9X16,32
封装形状:RECTANGULAR封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:1.5 V
认证状态:Not Qualified刷新周期:8192
座面最大高度:1 mm自我刷新:YES
连续突发长度:4,8最大待机电流:0.016 A
子类别:DRAMs最大压摆率:0.26 mA
最大供电电压 (Vsup):1.575 V最小供电电压 (Vsup):1.425 V
标称供电电压 (Vsup):1.5 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:8 mmBase Number Matches:1

NT5CB128M16IP-FL 数据手册

 浏览型号NT5CB128M16IP-FL的Datasheet PDF文件第2页浏览型号NT5CB128M16IP-FL的Datasheet PDF文件第3页浏览型号NT5CB128M16IP-FL的Datasheet PDF文件第4页浏览型号NT5CB128M16IP-FL的Datasheet PDF文件第5页浏览型号NT5CB128M16IP-FL的Datasheet PDF文件第6页浏览型号NT5CB128M16IP-FL的Datasheet PDF文件第7页 
NTC Proprietary  
Level: Property  
DDR3(L) 2Gb SDRAM  
NT5CB(C)256M8IN / NT5CB(C)128M16IP  
Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM  
Features  
Signal Integrity  
JEDEC DDR3 Compliant  
- Configurable DS for system compatibility  
- Configurable On-Die Termination  
- 8n Prefetch Architecture  
- Differential Clock(CK/) and Data Strobe(DQS/)  
- Double-data rate on DQs, DQS and DM  
Data Integrity  
- ZQ Calibration for DS/ODT impedance accuracy via  
external ZQ pad (240 ohm ± 1%)  
Signal Synchronization  
- Write Leveling via MR settings 6  
- Auto Self Refresh (ASR) by DRAM built-in TS  
- Auto Refresh and Self Refresh Modes  
Power Saving Mode  
- Read Leveling via MPR  
Interface and Power Supply  
- Partial Array Self Refresh (PASR) 1  
- SSTL_15 for DDR3:VDD/VDDQ=1.5V(±0.075V)  
- SSTL_1353 for DDR3L:VDD/VDDQ=1.35V(-0.067/+0.1V)  
- Power Down Mode  
Options  
Speed Grade (CL-TRCD-TRP) 2  
Temperature Range (Tc) 4  
- Commercial Grade = 0~95℃  
- 2133 Mbps / 14-14-14  
- 1866 Mbps / 13-13-13  
- 1600 Mbps / 11-11-11  
- Quasi Industrial Grade (-T) = -40~95℃  
- Industrial Grade (-I) = -40~95℃  
- Automotive Grade 2 (-H) = -40~105℃  
- Automotive Grade 3 (-A) = -40~95℃  
Programmable Functions  
Self RefreshTemperature Range(Normal/Extended)  
CAS Latency (6/7/8/9/10/11/13/14)  
CAS Write Latency (5/6/7/8/9/10)  
Output Driver Impedance (34/40)  
On-Die Termination of Rtt_Nom(20/30/40/60/120)  
On-Die Termination of Rtt_WR(60/120)  
Precharge Power Down (slow/fast)  
Additive Latency (0/CL-1/CL-2)  
Write Recovery Time (5/6/7/8/10/12/14/16)  
Burst Type (Sequential/Interleaved)  
Burst Length (BL8/BC4/BC4 or 8 on the fly)  
Packages / Density Information  
Density and Addressing  
256Mb x 8  
Lead-free RoHS compliance and Halogen-free  
Organization  
128Mb x 16  
2Gb  
Length x Width  
(mm)  
Ball pitch  
(mm)  
Bank Address  
Auto precharge  
BL switch on the fly  
Row Address  
Column Address  
Page Size  
BA0 BA2  
A10 / AP  
A12 /   
A0 A14  
A0 A9  
1KB  
BA0 BA2  
A10 / AP  
A12 /   
A0 A13  
A0 A9  
2KB  
(Org. / Package)  
78-ball  
256Mbx8  
8.00 x 10.50  
8.00 x 13.00  
0.80  
0.80  
VFBGA  
96-ball  
tREFI(us) 4  
Tc<=85:7.8, Tc>85:3.9  
160ns  
128Mbx16  
VFBGA  
tRFC(ns) 5  
NOTE 1 Default state of PASR is disabed. This is enabled by using an electrical fuse. Please contact with NTC for the demand.  
NOTE 2 Please refer to ordering information for the detail.  
NOTE 3 1.35V DDR3L are backward compatible to 1.5V DDR3 parts. Please refer to page 5 operating frequency table.1.35V DDR3L-RS parts are exceptional  
and unallowable to be compatible to 1.35V DDR3L and 1.5V DDR3 parts.  
NOTE 4 If TC exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9us interval refresh rate. Extended SRT or ASR must be enabled.  
NOTE 5 Violating tRFC specification will induce malfunction.  
NOTE 6 Only Support prime DQs feedback for each byte lane.  
Version 2.1  
07/2017  
1
Nanya Technology Cooperation ©  
All Rights Reserved.  
NTC has the rights to change any specifications or product without notification.  

与NT5CB128M16IP-FL相关器件

型号 品牌 获取价格 描述 数据表
NT5CB128M16IP-FLA NANYA

获取价格

Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM
NT5CB128M16IP-FLB NANYA

获取价格

Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM
NT5CB128M16IP-FLH NANYA

获取价格

Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM
NT5CB128M16IP-FLI NANYA

获取价格

Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM
NT5CB128M16IP-FLNA NANYA

获取价格

Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM
NT5CB128M16IP-FLT NANYA

获取价格

Commercial, Industrial and Automotive DDR3(L) 2Gb SDRAM
NT5CB128M16JQ-DIA NANYA

获取价格

Automotive DDR3(L) 2Gb SDRAM
NT5CB128M16JQ-DIB NANYA

获取价格

Commercial and Industrial DDR3(L) 2Gb SDRAM
NT5CB128M16JQ-DIH NANYA

获取价格

Automotive DDR3(L) 2Gb SDRAM
NT5CB128M16JQ-DII NANYA

获取价格

Commercial and Industrial DDR3(L) 2Gb SDRAM