Datasheet > NMC-P1210NPO105K3KVTRPF

NMC-P1210NPO105K3KVTRPF

更新时间： 2024-11-07 02:59:39

品牌	Logo	应用领域
NIC		电容器
页数	文件大小	规格书
5页	84K
描述
Multilayer Ceramic Chip Capacitors

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

NMC-P1210NPO105K3KVTRPF 数据手册

浏览型号NMC-P1210NPO105K3KVTRPF的Datasheet PDF文件第2页

浏览型号NMC-P1210NPO105K3KVTRPF的Datasheet PDF文件第3页

浏览型号NMC-P1210NPO105K3KVTRPF的Datasheet PDF文件第4页

浏览型号NMC-P1210NPO105K3KVTRPF的Datasheet PDF文件第5页

Multilayer Ceramic Chip Capacitors

NMC-P Series

FEATURES

• CRACK RESISTANT TERMINATION

• SOFT TERMINATION, OPEN MODE FAILURE

• WIDE VOLTAGE RANGE (16V TO 5KV)

• HIGH CAPACITANCE (UP TO 10µF)

• RoHS COMPLIANT

RoHS

Compliant

includes all homogeneous materials

*See Part Number System for Details

• SAC SOLDER COMPATIBLE**

Temperature Coefﬁcient

Capacitance Range

NPO

2.2pF ~ 0.22µF

X7R

180pF ~ 10µF

For 2.2pF ~ 10pF: ±0.1pF (B), ±0.25pF (C), ±0.5pF (D), ±1pF (F)

Above 10pF: ±1% (F), ±2% (G), ±5% (J), ±10% (K)

-55°C ~ +125°C

Capacitance Tolerance

±10% (K) & ±20% (M)

Operating Temperature Range

Temperature Characteristics

Rated Voltages

±30ppm/°C

±15% ∆ Cap.

16Vdc, 25Vdc, 50Vdc, 100Vdc, 200Vdc, 250Vdc, 500Vdc, 630Vdc, 1KVdc, 2Kvdc, 3Kvdc & 5Kvdc

Q = > 1000 (more then 30pF)*

2.5% max. @ 1KHz, 1.0V ± 0.2Vrms

Q = > 400 + 20 x C in pF (30pF and below)*

Q or Dissipation Factor

insulation Resistance

10,000Megohm or 500Megohm/µF whichever is less @ +25°C

200% of rated voltage for 5 seconds, 50mA max. (16V ~ 250V)

150% of rated voltage for 5 seconds, 50mA max. (500V ~ 630V)

120% of rated voltage for 5 seconds, 50mA max. (1KV ~ 5KV)

Dielectric Withstanding Voltage

*Test Frequency & Voltage: Up to 100pF 1MHz/1.0Vrms, Above 100pF 1KHz/1.0Vrms

**Reﬂow soldering is recommended. Contact NIC regarding the use of other soldering methods.

PART NUMBER SYSTEM

NMC-P 1206 X7R 105 K 50 TRP or TRPLP F

RoHS Compliant

Tape & Reel (Plastic Carrier)

Tape & Reel (Paper Carrier)

Voltage (Vdc)

Capacitance Tolerance Code (see chart)

Capacitance Code, expressed in pF, ﬁrst 2 digits are

signiﬁcant, 3rd digit is no. of zeros

Temperature Characteristic (NPO or X7R)

Size Code (see chart)

Series

CONSTRUCTION

Base layer (Cu 50V ~ 250V)

(Ag 500V ~ up)

Flexible layer (Polymer)

Barrier layer (Ni)

Finish layer (Sn)

OPEN MODE FAILURE AS A RESULT OF BENDING STRESS

Termination Separation

(Open Failure Mode)

NIC COMPONENTS CORP. www.niccomp.com www.lowESR.com www.RFpassives.com www.SMTmagnetics.com

NMC-P rev. 1 05302007

12 3 4 5

中文翻译

下载PDF

与NMC-P1210NPO105K3KVTRPF相关器件

型号	品牌	获取价格	描述	数据表
NMC-P1210NPO105K3KVTRPLPF	NIC	获取价格	Multilayer Ceramic Chip Capacitors
NMC-P1210NPO105K500TRPF	NIC	获取价格	Multilayer Ceramic Chip Capacitors
NMC-P1210NPO105K500TRPLPF	NIC	获取价格	Multilayer Ceramic Chip Capacitors
NMC-P1210NPO105K50TRPF	NIC	获取价格	Multilayer Ceramic Chip Capacitors
NMC-P1210NPO105K50TRPLPF	NIC	获取价格	Multilayer Ceramic Chip Capacitors
NMC-P1210NPO105K5KVTRPF	NIC	获取价格	Multilayer Ceramic Chip Capacitors
NMC-P1210NPO105K5KVTRPLPF	NIC	获取价格	Multilayer Ceramic Chip Capacitors
NMC-P1210NPO563K25TRPF	NICHICON	获取价格	Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.056u
NMC-P1210NPO563K25TRPLPF	NICHICON	获取价格	Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.056u
NMC-P1210X7R104K250TRPLPF	NICHICON	获取价格	Ceramic Capacitor, Multilayer, Ceramic, 250V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.1uF, Surf

与NMC-P1210NPO105K3KVTRPF相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

NMC-P1210NPO105K3KVTRPF

NMC-P1210NPO105K3KVTRPF 数据手册

与NMC-P1210NPO105K3KVTRPF相关器件

与NMC-P1210NPO105K3KVTRPF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NMC-P1210NPO105K3KVTRPF

NMC-P1210NPO105K3KVTRPF 数据手册

与NMC-P1210NPO105K3KVTRPF相关器件

与NMC-P1210NPO105K3KVTRPF相关文章

您还可以找

您在本页遇到什么问题？