5秒后页面跳转
NL17SZ74US PDF预览

NL17SZ74US

更新时间: 2024-09-12 22:08:03
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
12页 111K
描述
Single D Flip Flop

NL17SZ74US 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:2.10 X 3 MM, US8
针数:8Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:7.63Is Samacsys:N
系列:17SZJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:2.3 mm
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:175000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:1功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:VSSOP
封装等效代码:TSSOP8,.12,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):240
电源:3.3 VProp。Delay @ Nom-Sup:7.5 ns
传播延迟(tpd):13 ns认证状态:Not Qualified
座面最大高度:0.9 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn80Pb20)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:2 mm最小 fmax:250 MHz
Base Number Matches:1

NL17SZ74US 数据手册

 浏览型号NL17SZ74US的Datasheet PDF文件第2页浏览型号NL17SZ74US的Datasheet PDF文件第3页浏览型号NL17SZ74US的Datasheet PDF文件第4页浏览型号NL17SZ74US的Datasheet PDF文件第5页浏览型号NL17SZ74US的Datasheet PDF文件第6页浏览型号NL17SZ74US的Datasheet PDF文件第7页 
NL17SZ74  
Single D Flip Flop  
The NL17SZ74 is a high performance, full function Edge triggered  
D Flip Flop, with all the features of a standard logic device such as the  
74LCX74.  
Extremely High Speed: t 2.6 ns (typical) at V = 5 V  
PD  
CC  
http://onsemi.com  
Designed for 1.65 V to 5.5 V V Operation  
CC  
5 V Tolerant Inputs – Interface Capability with 5 V TTL Logic  
LVTTL Compatible  
PR  
LVCMOS Compatible  
7
24 mA Balanced Output Sink and Source Capability  
D
2
Q
Q
5
3
Near Zero Static Supply Current (10 µA) Substantially Reduces  
System Power Requirements  
1
CP  
Replacement for NC7SZ74  
6
Tiny Ultra Small Package Only 2.1 X 3.0 mm  
V
= 8, GND = 4  
CC  
CLR  
High ESD Ratings: 2000 V Human Body Model  
High ESD Ratings: 200 V Machine Model  
Figure 1. Logic Diagram  
Chip Complexity: FET = 64  
TRUTH TABLE  
Inputs  
Outputs  
PR CLR CP  
D
Q
Q
Operating Mode  
US8  
CASE 493  
US SUFFIX  
L
H
L
H
L
L
X
X
X
X
X
X
H
L
H
L
H
H
Asynchronous Set  
Asynchronous Clear  
Undetermined  
H
H
H
H
h
l
H
L
L
H
MARKING DIAGRAM  
Load and Read Register  
Hold  
H
H
X
NC  
NC  
H
h
L
l
= High Voltage Level  
= High Voltage Level One Setup Time Prior to the Low–to–High Clock Transition  
= Low Voltage Level  
D
MH  
= Low Voltage Level One Setup Time Prior to the Low–to–High Clock Transition  
NC = No Change  
X
= High or Low Voltage Level and Transitions are Acceptable  
= Low–to–High Transition  
= Not a Low–to–High Transition  
MH = Specific Device Code  
D
= Date Code  
For I reasons, DO NOT FLOAT Inputs  
CC  
PINOUT  
1
8
7
6
5
CP  
D
Q
V
CC  
2
3
4
PR  
CLR  
Q
GND  
ORDERING INFORMATION  
Device  
Package  
Shipping  
NL17SZ74US  
US8  
3000/Tape & Reel  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
May, 2002 – Rev. 2  
NL17SZ74/D  

NL17SZ74US 替代型号

型号 品牌 替代类型 描述 数据表
NL17SZ74USG ONSEMI

完全替代

Single D Flip Flop
SN74LVC2G74DCUR TI

功能相似

SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
NC7SZ74K8X FAIRCHILD

功能相似

TinyLogic UHS D-Type Flip-Flop with Preset and Clear

与NL17SZ74US相关器件

型号 品牌 获取价格 描述 数据表
NL17SZ74USG ONSEMI

获取价格

Single D Flip Flop
NL17SZ74USG-L22190 ONSEMI

获取价格

单 D 触发器
NL17SZ86 ONSEMI

获取价格

Single 2-Input Exclusive-OR Gate
NL17SZ86/D ETC

获取价格

Single 2-Input Exclusive-OR Gate
NL17SZ86_06 ONSEMI

获取价格

Single 2−Input Exclusive−OR Gate
NL17SZ86_14 ONSEMI

获取价格

Single 2-Input Exclusive-OR Gate
NL17SZ86_18 ONSEMI

获取价格

Single 2-Input Exclusive-OR Gate
NL17SZ86DBVT1G ONSEMI

获取价格

Single 2-Input Exclusive-OR Gate
NL17SZ86DFT2 ONSEMI

获取价格

Single 2-Input Exclusive-OR Gate
NL17SZ86DFT2G ONSEMI

获取价格

Single 2-Input Exclusive-OR Gate