5秒后页面跳转
NC7SP17P5X_NL PDF预览

NC7SP17P5X_NL

更新时间: 2024-11-04 20:58:55
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
9页 596K
描述
Buffer, P Series, 1-Func, 1-Input, CMOS, PDSO5, 1.25 MM, ROHS COMPLIANT, EIAJ, SC-88A, SC-70, 5 PIN

NC7SP17P5X_NL 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:TSSOP, TSSOP5/6,.08针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.27系列:P
JESD-30 代码:R-PDSO-G5JESD-609代码:e3
长度:2 mm负载电容(CL):30 pF
逻辑集成电路类型:BUFFER最大I(ol):0.0005 A
湿度敏感等级:1功能数量:1
输入次数:1端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP5/6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:1.2/3.3 V
Prop。Delay @ Nom-Sup:46.3 ns传播延迟(tpd):46.3 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:1.1 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.9 V
标称供电电压 (Vsup):1.1 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.25 mm
Base Number Matches:1

NC7SP17P5X_NL 数据手册

 浏览型号NC7SP17P5X_NL的Datasheet PDF文件第2页浏览型号NC7SP17P5X_NL的Datasheet PDF文件第3页浏览型号NC7SP17P5X_NL的Datasheet PDF文件第4页浏览型号NC7SP17P5X_NL的Datasheet PDF文件第5页浏览型号NC7SP17P5X_NL的Datasheet PDF文件第6页浏览型号NC7SP17P5X_NL的Datasheet PDF文件第7页 
September 2009  
NC7SP17  
TinyLogic® ULP Single Buffer with Schmitt Trigger Input  
Features  
Description  
The NC7SP17 is a single buffer with Schmitt trigger  
input from Fairchild’s Ultra Low Power (ULP) series of  
TinyLogic®. Ideal for applications where battery life is  
critical, this product is designed for ultra low power  
consumption within the VCC operating range of 0.9V to  
ƒ
ƒ
0.9V to 3.6V VCC Supply Operation  
3.6V Over-Voltage Tolerant I/Os at VCC from  
0.9V to 3.6V  
ƒ
Propagation Delay (tPD):  
3.6V VCC  
.
‚ 4.0ns Typical for 3.0V to 3.6V VCC  
‚ 5.0ns Typical for 2.3V to 2.7V VCC  
‚ 6.0ns Typical for 1.65V to 1.95V VCC  
‚ 7.0ns Typical for 1.40V to 1.60V VCC  
‚ 11.0ns Typical for 1.10V to 1.30V VCC  
‚ 27.0ns Typical for 0.90V VCC  
The internal circuit is composed of a minimum of  
inverter stages, including the output buffer, to enable  
ultra low static and dynamic power.  
The NC7SP17, for lower drive requirements, is uniquely  
designed for optimized power and speed and is  
fabricated with an advanced CMOS technology to  
achieve best-in-class speed of operation, while  
maintaining extremely low CMOS power dissipation.  
ƒ
ƒ
Power-Off High-Impedance Inputs and Outputs  
Static Drive (IOH/IOL):  
‚ ± 2.6mA at 3.00V VCC  
‚ ± 2.1mA at 2.30V VCC  
‚ ± 1.5mA at 1.65V VCC  
‚ ± 1.0mA at 1.40V VCC  
‚ ± 0.5mA at 1.10V VCC  
‚ ± 20µA at 0.9V VCC  
ƒ
ƒ
ƒ
Quiet Series™ Noise / EMI Reduction Circuitry  
Ultra Small MicroPak™ Packages  
Ultra Low Dynamic Power  
Ordering Information  
Part Number Top Mark  
Package  
Packing Method  
Eco Status  
3000 Units on  
Tape & Reel  
NC7SP17P5X  
NC7SP17L6X  
NC7SP17FHX  
P17  
K4  
RoHS  
5-Lead SC70, EIAJ SC-88a, 1.25mm Wide  
5000 Units on  
Tape & Reel  
RoHS  
Green  
6-Lead MicroPak™, 1.00mm Wide  
6-Lead, MicroPak2, 1x1mm Body, .35mm  
Pitch  
5000 Units on  
Tape & Reel  
K4  
For Fairchild’s definition of “green” Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.  
© 2001 Fairchild Semiconductor Corporation  
NC7SP17 • Rev. 1.0.2  
www.fairchildsemi.com  

与NC7SP17P5X_NL相关器件

型号 品牌 获取价格 描述 数据表
NC7SP19 FAIRCHILD

获取价格

TinyLogic ULP 1-of-2 Decoder/Demultiplexer
NC7SP19L6X FAIRCHILD

获取价格

TinyLogic ULP 1-of-2 Decoder/Demultiplexer
NC7SP19L6X ONSEMI

获取价格

TinyLogic ULP 1/2 解码器/信号分离器
NC7SP19P6X FAIRCHILD

获取价格

TinyLogic ULP 1-of-2 Decoder/Demultiplexer
NC7SP19P6X ONSEMI

获取价格

TinyLogic ULP 1/2 解码器/信号分离器
NC7SP32 FAIRCHILD

获取价格

TinyLogic ULP 2-Input OR Gate
NC7SP32_04 FAIRCHILD

获取价格

TinyLogic ULP 2-Input OR Gate
NC7SP32L6X FAIRCHILD

获取价格

TinyLogic ULP 2-Input OR Gate
NC7SP32L6X ONSEMI

获取价格

TinyLogic ULP 2输入或门
NC7SP32P5X FAIRCHILD

获取价格

TinyLogic ULP 2-Input OR Gate