Datasheet > MT89L85AP1

MT89L85AP1

更新时间： 2024-02-06 10:34:47

品牌	Logo	应用领域
美高森美 - MICROSEMI		PC 电信电信集成电路
页数	文件大小	规格书
25页	592K
描述
Digital Time Switch, CMOS, PQCC44, LEAD FREE, PLASTIC, MS-018AC, LCC-44

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MT89L85AP1 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
包装说明：	QCCJ,	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.65
Is Samacsys：	N	JESD-30 代码：	S-PQCC-J44
JESD-609代码：	e3	长度：	16.585 mm
湿度敏感等级：	3	功能数量：	1
端子数量：	44	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	QCCJ	封装形状：	SQUARE
封装形式：	CHIP CARRIER	峰值回流温度（摄氏度）：	260
认证状态：	Not Qualified	座面最大高度：	4.57 mm
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	电信集成电路类型：	DIGITAL TIME SWITCH
温度等级：	INDUSTRIAL	端子面层：	MATTE TIN
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	30
宽度：	16.585 mm	Base Number Matches：	1

MT89L85AP1 数据手册

MT89L85

Data Sheet

the ODE input pin is LOW. If ME bit is HIGH, then the MT89L85 behaves as if bits 2 (Message Channel) and 0

(Output Enable) of every Connect Memory HIGH (CMH) locations were set to HIGH, regardless of the actual value.

If ME bit is LOW, then bit 2 and 0 of each Connect Memory HIGH location operates normally. In this case, if bit 2 of

the CMH is HIGH, the associated ST-BUS output channel is in Message mode. If bit 2 of the CMH is LOW, then the

contents of the CML define the source information (stream and channel) of the time slot that is to be switched to an

output.

If the ODE input pin is LOW, then all serial outputs are high-impedance. If ODE is HIGH, then bit 0 (Output Enable)

of the CMH location enables (if HIGH) or disables (if LOW) the output drivers for the corresponding individual ST-

BUS output stream and channel.

The contents of bit 1 (CSTo) of each Connection Memory High location (see Figure 5) is output on CSTo pin once

every frame. The CSTo pin is a 2048 Mbit/s output which carries 256 bits. If CSTo bit is set HIGH, the

corresponding bit on CSTo output is transmitted in HIGH. If CSTo bit is LOW, the corresponding bit on the CSTo

output is transmitted in LOW. The contents of the 256 CSTo bits of the CMH are transmitted sequentially on to the

CSTo output pin and are synchronous to the ST-BUS streams. To allow for delay in any external control circuitry the

contents of the CSTo bit is output one channel before the corresponding channel on the ST-BUS streams. For

example, the contents of CSTo bit in position 0 (ST0, CH0) of the CMH, is transmitted synchronously with ST-BUS

channel 31, bit 7. The contents of CSTo bit in position 32 (ST1, CH0) of the CMH is transmitted during ST-BUS

channel 31 bit 6.

Bit V/C (Variable/Constant Delay) on the Connect Memory High locations allow per-channel selection between

Variable and Constant throughput delay capabilities.

Initialization of the MT89L85

On initialization or power up, the contents of the Connection Memory High can be in any state. This is a potentially

hazardous condition when multiple MT89L85 ST-BUS outputs are tied together to form matrices, as these outputs

may conflict. The ODE pin should be held low on power up to keep all outputs in the high impedance condition.

During the microprocessor initialization routine, the microprocessor should program the desired active paths

through the matrices, and put all other channels into the high impedance state. Care should be taken that no two

connected ST-BUS outputs drive the bus simultaneously. When this process is complete, the microprocessor

controlling the matrices can bring the ODE signal high to relinquish high impedance state control to the CMH_b0s.

Zarlink Semiconductor Inc.

1...4 5 678 9 10...25

中文翻译

下载PDF

与MT89L85AP1相关器件

型号	品牌	获取价格	描述	数据表
MT89L85APR	MICROSEMI	获取价格	Telecom IC, CMOS, PQCC44
MT89L85APR1	MICROSEMI	获取价格	Digital Time Switch, PQCC44, LEAD FREE, PLASTIC, MS-018AC, LCC-44
MT89L86	MITEL	获取价格	CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Swi
MT89L86AN	MITEL	获取价格	CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Swi
MT89L86AN	MICROSEMI	获取价格	Digital Time Switch, CMOS, PDSO48, SSOP-48
MT89L86AN1	MICROSEMI	获取价格	Digital Time Switch, CMOS, PDSO48, 0.300 INCH, LEAD FREE, MO-118AA, SSOP-48
MT89L86AN1	ZARLINK	获取价格	Digital Time Switch, CMOS, PDSO48, 0.300 INCH, LEAD FREE, MO-118AA, SSOP-48
MT89L86ANR	MICROSEMI	获取价格	Telecom IC
MT89L86ANR1	ZARLINK	获取价格	Digital Time Switch, CMOS, PDSO48, 0.300 INCH, LEAD FREE, MO-118AA, SSOP-48
MT89L86AP	MITEL	获取价格	CMOS ST-BUS⑩ FAMILY Multiple Rate Digital Swi

与MT89L85AP1相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

1
电感耐压值及其与电感大小的关系
2024-06-07

4
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

3
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

1

产品中心

服务支持

精选活动

关于我们

帮助中心

MT89L85AP1

MT89L85AP1 技术参数

MT89L85AP1 数据手册

与MT89L85AP1相关器件

与MT89L85AP1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MT89L85AP1

MT89L85AP1 技术参数

MT89L85AP1 数据手册

与MT89L85AP1相关器件

与MT89L85AP1相关文章

您还可以找

您在本页遇到什么问题？