CMOS ST-BUSTM Family
MT89L85
Enhanced Digital Switch
Data Sheet
February 2006
Features
•
•
•
•
3.3 volt supply
5 V tolerant inputs and TTL compatible outputs
256 x 256 channel non-blocking switch
Ordering Information
MT89L85AP
MT89L85AN
MT89L85APR
44 Pin PLCC
48 Pin SSOP
44 Pin PLCC
Tubes
Tubes
Tape & Reel
Tape & Reel
Tubes
MT89L85ANR 48 Pin SSOP
MT89L85AN1
48 Pin SSOP*
Programmable frame integrity for wideband
channels
MT89L85ANR1 48 Pin SSOP*
Tape & Reel
Tubes
MT89L85AP1
44 Pin PLCC*
MT89L85APR1 44 Pin PLCC*
*Pb Free Matte Tin
Tape & Reel
•
Automatic identification of ST-BUS/GCI interface
backplanes
-40°C to +85°C
•
•
•
•
•
•
Per channel tristate control
Description
Patented message mode
The MT89L85 Enhanced Digital Switch device is an
upgraded 3-volt version of the MT8985 Digital Switch.
It is pin compatible with the MT8985 and retains all of
the MT8985's functionality. The enhanced digital
switch is designed for switching PCM-encoded voice or
data, under microprocessor control, in digital
Non-multiplexed microprocessor interface
Available in PLCC-44 and SSOP-48 packages
Pin compatible with MT8985 device
Low power consumption
exchanges,
PBXs
and
any
ST-BUS/MVIP
environment. It provides simultaneous connections for
up to 256 64 kb/s channels. Each of the eight serial
inputs and outputs consist of 32 64 kbit/s channels
multiplexed to form a 2048 kbit/s stream. As the main
function in switching applications, the device provides
per-channel selection between variable or constant
throughput delays. The constant throughput delay
feature allows grouped channels such as ISDN H0 to
be switched through the device maintaining its
sequence integrity. The MT89L85 is ideal for medium
sized mixed voice/data switch and voice processing
applications.
Applications
•
•
•
•
•
•
Medium size digital switch matrices
Hyperchannel switching (e.g., ISDN H0)
ST-BUS/MVIP™ interface functions
Serial bus control and monitoring
Centralized voice processing systems
Data multiplexer
**
ODE
RESET
V
DD VSS
F0i
C4i
Frame
Counter
Output
MUX
STo0
STo1
STo2
STo3
STo4
STo5
STo6
STo7
STi0
STi1
Parallel
to
Serial
Serial
to
Parallel
Converter
Data
Memory
STi2
STi3
STi4
STi5
STi6
STi7
Control Register
Control Interface
Converter
Connection
Memory
DS CS R/W A5/ DTA D7/
A0 D0
CSTo
** for 48-pin SSOP only
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 1999-2006, Zarlink Semiconductor Inc. All Rights Reserved.