5秒后页面跳转
捷配首页

Datasheet > MT5C1001DCJ-20L/IT
MT5C1001DCJ-20L/IT PDF预览

MT5C1001DCJ-20L/IT

更新时间： 2024-11-08 05:50:35
品牌 Logo 应用领域
AUSTIN 存储内存集成电路静态存储器
页数 文件大小 规格书
13页 95K
描述
1M x 1 SRAM SRAM MEMORY ARRAY

阅读下载

中文翻译

获取价格

MT5C1001DCJ-20L/IT 技术参数

生命周期：Active零件包装代码：SOJ
包装说明：CERAMIC, SOJ-32针数：32
Reach Compliance Code：compliantECCN代码：3A991.B.2.B
HTS代码：8542.32.00.41风险等级：5.13
Is Samacsys：N最长访问时间：20 ns
JESD-30 代码：R-CDSO-J32长度：20.828 mm
内存密度：1048576 bit内存集成电路类型：STANDARD SRAM
内存宽度：1功能数量：1
端子数量：32字数：1048576 words
字数代码：1000000工作模式：ASYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：1MX1封装主体材料：CERAMIC, METAL-SEALED COFIRED
封装代码：SOJ封装形状：RECTANGULAR
封装形式：SMALL OUTLINE并行/串行：PARALLEL
认证状态：Not Qualified座面最大高度：3.8862 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：J BEND端子节距：1.27 mm
端子位置：DUAL宽度：10.414 mm
Base Number Matches：1

MT5C1001DCJ-20L/IT 数据手册

 浏览型号MT5C1001DCJ-20L/IT的Datasheet PDF文件第2页浏览型号MT5C1001DCJ-20L/IT的Datasheet PDF文件第3页浏览型号MT5C1001DCJ-20L/IT的Datasheet PDF文件第4页浏览型号MT5C1001DCJ-20L/IT的Datasheet PDF文件第5页浏览型号MT5C1001DCJ-20L/IT的Datasheet PDF文件第6页浏览型号MT5C1001DCJ-20L/IT的Datasheet PDF文件第7页 
SRAM  
MT5C1001  
Limited Availability  
Austin Semiconductor, Inc.  
1M x 1 SRAM  
SRAM MEMORY ARRAY  
PIN ASSIGNMENT  
(Top View)  
32-Pin LCC (EC)  
32-Pin SOJ (DCJ)  
AVAILABLE AS MILITARY  
28-Pin DIP (C)  
(400 MIL)  
SPECIFICATIONS  
• SMD 5962-92316  
• MIL-STD-883  
A10  
A11  
A12  
NC  
A13  
A14  
A15  
NC  
A16  
A17  
A18  
A19  
NC  
1
2
3
4
5
6
7
8
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
Vcc  
NC  
A9  
A8  
A7  
A6  
A5  
A4  
A3  
NC  
A2  
NC  
A1  
A0  
D
A10  
A11  
A12  
A13  
A14  
A15  
NC  
1
2
3
4
5
6
7
8
9
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
Vcc  
A9  
A8  
A7  
A6  
A5  
A4  
NC  
A3  
A2  
A1  
A0  
D
FEATURES  
• High Speed: 20, 25, 35, and 45  
• Battery Backup: 2V data retention  
• Low power standby  
• Single +5V (+10%) Power Supply  
• Easy memory expansion with CE\ and OE\ options.  
• All inputs and outputs are TTL compatible  
• Three-state output  
9
A16  
A17  
10  
11  
12  
13  
14  
15  
16  
A18 10  
A19 11  
Q
12  
Q
WE\  
Vss  
WE\ 13  
Vss 14  
CE\  
CE\  
32-Pin Flat Pack (F)  
OPTIONS  
• Timing  
MARKING  
1
A10  
Vcc  
NC  
A9  
A8  
A7  
A6  
A5  
A4  
A3  
NC  
A2  
NC  
A1  
A0  
D
3 2  
2
A11  
A12  
NC  
A13  
A14  
A15  
NC  
A16  
A17  
A18  
A19  
NC  
3 1  
3
3 0  
20ns access  
25ns access  
35ns access  
45ns access  
55ns access  
70ns access  
-20  
4
2 9  
5
2 8  
-25  
-35  
-45  
-55*  
-70*  
6
2 7  
7
2 6  
8
2 5  
9
2 4  
1 0  
1 1  
1 2  
1 3  
1 4  
1 5  
1 6  
2 3  
2 2  
2 1  
2 0  
1 9  
1 8  
1 7  
Q
WE\  
Vss  
• Package(s)  
CE\  
Ceramic DIP (400 mil)  
CeramicLCC  
Ceramic Flatpack  
Ceramic SOJ  
C
EC  
F
No. 109  
No. 207  
No. 303  
No. 501  
GENERAL DESCRIPTION  
DCJ  
The MT5C1001 employs low power, high-performance  
silicon-gate CMOS technology. Static design eliminates the  
need for external clocks or timing strobes while CMOS circuitry  
reduces power consumption and provides for greater  
reliability.  
• OperatingTemperature Ranges  
Industrial (-40oC to +85oC)  
Military (-55oC to +125oC)  
IT  
XT  
For flexibility in high-speed memory applications, ASI  
offers chip enable (CE\) and output enable (OE\) capability.  
These enhancements can place the outputs in High-Z for addi-  
tional flexibility in system design. Writing to these devices is  
accomplished when write enable (WE|) and CE\ inputs are both  
LOW. Reading is accomplished when WE\ remains HIGH while  
CE\ and OE\ go LOW. The devices offer a reduced power  
standby mode when disabled. This allows system designs to  
achieve low standby power requirements.  
• 2V data retention/low power  
L
*Electrical characteristics identical to those provided for the  
45ns access devices.  
For more products and information  
please visit our web site at  
The “L” version provides an approximate 50 percent  
www.austinsemiconductor.com  
reduction in CMOS standby current (ISBC2) over the standard  
version.  
All devices operation from a single +5V power supply  
and all inputs and outputs are fully TTL compatible.  
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.  
MT5C1001  
Rev. 2.1 06/05  
1
1234567...13

中文翻译

下载PDF

与MT5C1001DCJ-20L/IT相关器件

型号 品牌 获取价格 描述 数据表
MT5C1001DCJ-20L/XT AUSTIN

获取价格

 		1M x 1 SRAM SRAM MEMORY ARRAY
MT5C1001DCJ-20P/883C MICROSS

获取价格

 		Standard SRAM, 1MX1, 20ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1001DCJ-25/883C AUSTIN

获取价格

 		1M x 1 SRAM SRAM MEMORY ARRAY
MT5C1001DCJ-25/883C MICROSS

获取价格

 		Standard SRAM, 1MX1, 25ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1001DCJ-25/IT MICROSS

获取价格

 		Standard SRAM, 1MX1, 25ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1001DCJ-25/IT AUSTIN

获取价格

 		1M x 1 SRAM SRAM MEMORY ARRAY
MT5C1001DCJ-25/XT AUSTIN

获取价格

 		1M x 1 SRAM SRAM MEMORY ARRAY
MT5C1001DCJ-25/XT MICROSS

获取价格

 		Standard SRAM, 1MX1, 25ns, CMOS, CDSO32, CERAMIC, SOJ-32
MT5C1001DCJ-25L/883C AUSTIN

获取价格

 		1M x 1 SRAM SRAM MEMORY ARRAY
MT5C1001DCJ-25L/IT AUSTIN

获取价格

 		1M x 1 SRAM SRAM MEMORY ARRAY

与MT5C1001DCJ-20L/IT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证