5秒后页面跳转
MT4LC1M16E5DJ-5S PDF预览

MT4LC1M16E5DJ-5S

更新时间: 2024-02-07 04:51:26
品牌 Logo 应用领域
镁光 - MICRON 内存集成电路光电二极管动态存储器
页数 文件大小 规格书
24页 384K
描述
EDO DRAM

MT4LC1M16E5DJ-5S 技术参数

生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ,针数:42
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.02风险等级:5.39
访问模式:FAST PAGE WITH EDO最长访问时间:50 ns
其他特性:RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESHJESD-30 代码:R-PDSO-J42
长度:27.33 mm内存密度:16777216 bit
内存集成电路类型:EDO DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:42字数:1048576 words
字数代码:1000000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:1MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
认证状态:Not Qualified刷新周期:1024
座面最大高度:3.76 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
宽度:10.21 mmBase Number Matches:1

MT4LC1M16E5DJ-5S 数据手册

 浏览型号MT4LC1M16E5DJ-5S的Datasheet PDF文件第2页浏览型号MT4LC1M16E5DJ-5S的Datasheet PDF文件第3页浏览型号MT4LC1M16E5DJ-5S的Datasheet PDF文件第4页浏览型号MT4LC1M16E5DJ-5S的Datasheet PDF文件第5页浏览型号MT4LC1M16E5DJ-5S的Datasheet PDF文件第6页浏览型号MT4LC1M16E5DJ-5S的Datasheet PDF文件第7页 
16Mb : 1 MEG x16  
EDO DRAM  
MT4C1M16E5 – 1 Me g x 16, 5V  
MT4LC1M16E5 – 1 Me g x 16, 3.3V  
EDO DRAM  
For the latest data sheet, please refer to the Micron Web  
site: www.micron.com/products/datasheets/sdramds.html  
FEATURES  
• JEDEC- and industry-standard x16 tim ing,  
functions, pinouts, and packages  
PIN ASSIGNMENT(To p Vie w )  
• High-perform ance CMOS silicon-gate process  
• Single power supply (+3.3V ±0.3V or 5V ±10%)  
• All inputs, outputs and clocks are TTL-com patible  
• Refresh m odes: RAS#-ONLY, CAS#-BEFORE-RAS#  
(CBR), HIDDEN; optional self refresh (S)  
• BYTE WRITE access cycles  
• 1,024-cycle refresh (10 row, 10 colum n addresses)  
• Extended Data-Out (EDO) PAGE MODE access  
• 5V-tolerant inputs and I/ Os on 3.3V devices  
44/50-Pin TSOP  
42-Pin SOJ  
VCC  
DQ0  
DQ1  
DQ2  
DQ3  
VCC  
1
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
VSS  
V
CC  
1
2
3
4
5
6
7
8
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
VSS  
DQ0  
DQ1  
DQ2  
DQ3  
DQ15  
DQ14  
DQ13  
DQ12  
2
DQ15  
DQ14  
DQ13  
DQ12  
VSS  
3
4
5
VCC  
VSS  
6
DQ4  
DQ5  
DQ6  
DQ7  
NC  
DQ11  
DQ10  
DQ9  
DQ8  
NC  
DQ4  
DQ5  
DQ6  
DQ7  
NC  
7
DQ11  
DQ10  
DQ9  
DQ8  
NC  
9
10  
11  
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
NC  
CASL#  
CASH#  
OE#  
A9  
NC  
NC  
WE#  
RAS#  
NC  
NC  
A0  
A1  
A2  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
NC  
WE#  
RAS#  
NC  
CASL#  
CASH#  
OE#  
A9  
A8  
A7  
A6  
A5  
A4  
VSS  
OPTIONS  
• Voltages1  
3.3V  
MARKING  
NC  
A8  
A0  
A7  
LC  
C
A1  
A6  
A2  
A5  
5V  
A3  
VCC  
A3  
A4  
VCC  
VSS  
• Refresh Addressing  
1,024 (1K) rows  
NOTE: The " #" symbol indicates signal is active LOW.  
E5  
Packages  
Plastic SOJ (400 m il)  
Plastic TSOP (400 m il)  
D J  
TG  
1 MEG x 16 EDO DRAM PART NUMBERS  
• Tim in g  
PARTNUMBER  
Vcc REFRESH PACKAGE REFRESH  
50ns access  
60ns access  
-5  
-6  
MT4LC1M16E5DJ-x  
MT4LC1M16E5DJ-xS  
MT4LC1M16E5TG-x  
MT4LC1M16E5TG-xS  
MT4C1M16E5DJ-x  
MT4C1M16E5TG-x  
3.3V  
3.3V  
3.3V  
3.3V  
5V  
1K  
1K  
1K  
1K  
1K  
1K  
400-SOJ Standard  
400-SOJ Self  
400-TSOP Standard  
400-TSOP Self  
• Refresh Rates  
Standard Refresh (16m s period)  
Self Refresh (128m s period)  
Non e  
S2  
400-SOJ Standard  
400-TSOP Standard  
5V  
• Operating Tem perature Range  
Com m ercial (0oC to +70oC)  
Extended (-20oC to +80oC)  
Non e  
ET  
NOTE: -x” indicates speed grade marking under timing  
options.  
Part Number Example:  
GENERAL DESCRIPTION  
MT4LC1M16E5TG-6  
The 1 Meg x 16 is a random ly accessed, solid-state  
m em ory containing 16,777,216 bits organized in a x16  
configuration. The 1 Meg x 16 has both BYTE WRITE  
and WORD WRITE access cycles via two CAS# pins  
(CASL# and CASH#). These function like a single CAS#  
found on other DRAMs in that either CASL# or CASH#  
will generate an internal CAS#.  
The CAS# function and tim ing are determ ined by  
the first CAS# (CASL# or CASH#) to transition LOW and  
the last CAS# to transition back HIGH. Using only one  
NOTE: 1. The third field distinguishes the low voltage offering: LC desig-  
nates Vcc = 3.3V and C designates Vcc = 5V.  
2. Available only on MT4LC1M16E5 (3.3V)  
KEY TIMING PARAMETERS  
t
t
t
t
t
t
SPEED  
-5  
RC  
RAC  
PC  
AA  
CAC  
CAS  
84ns  
50ns  
60ns  
20ns  
25ns  
25ns  
30ns  
15ns  
17ns  
8ns  
-6  
104ns  
10ns  
1 Meg x 16 EDO DRAM  
1
D52_B.p65 –Rev. B;Pub. 3/01  
©2001, Micron Technology, Inc  
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.