4 MEG x 16
EDO DRAM
MT4LC4M16R6, MT4LC4M16N3
DRAM
For the latest data sheet, please refer to the Micron Web
site: www.micron.com/products/datasheets/dramds.html
FEATURES
PIN ASSIGNMENT (To p Vie w )
50-Pin TSOP
• Single +3.3V ±±.3V ꢀpoeꢁ ꢂsꢀꢀlꢃ
• Indsꢂtꢁꢃ-ꢂtandaꢁd x16 ꢀinpst, timing, fsnctipnꢂ,
and ꢀackage
• 12 ꢁpo, 1± cplsmn addꢁeꢂꢂeꢂ (R6)
13 ꢁpo, 9 cplsmn addꢁeꢂꢂeꢂ (N3)
• High-ꢀeꢁfpꢁmance CMOS ꢂilicpn-gate ꢀꢁpceꢂꢂ
• All inꢀstꢂ, pstꢀstꢂ and clpckꢂ aꢁe LVTTL-cpmꢀatible
• Extended Data-Ost (EDO) PAGE MODE acceꢂꢂ
• 4,±96-cꢃcle CAS#-BEFORE-RAS# (CBR) REFRESH
diꢂtꢁibsted acꢁpꢂꢂ 64mꢂ
V
CC
1
2
3
4
5
6
7
8
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
VSS
DQ0
DQ1
DQ2
DQ3
DQ15
DQ14
DQ13
DQ12
V
CC
VSS
DQ4
DQ5
DQ6
DQ7
NC
DQ11
DQ10
DQ9
DQ8
NC
9
• Oꢀtipnal ꢂelf ꢁefꢁeꢂh (S) fpꢁ lpo-ꢀpoeꢁ data
ꢁetentipn
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
V
CC
VSS
WE#
RAS#
NC
NC
NC
NC
A0
A1
A2
A3
A4
A5
V
CASL#
CASH#
OE#
NC
OPTIONS
MARKING
• Plaꢂtic Package
5±-ꢀin TSOP (4±± mil)
NC
TG
NC/A12†
A11
A10
A9
• Timing
5±nꢂ acceꢂꢂ
6±nꢂ acceꢂꢂ
-5
-6
A8
A7
A6
VSS
CC
• Refꢁeꢂh Rateꢂ
4K
R6
N3
†
A12 for N3 version, NC for R6 version.
8K
Standaꢁd Refꢁeꢂh
Self Refꢁeꢂh
Npne
S*
MT4LC4M16R6 MT4LC4M16N3
Configuration
Refresh
Row Address
Column Addressing
4 Meg x 16
4K
4K (A0-A11)
1K (A0-A9)
4 Meg x 16
8K
8K (A0-A12)
512 (A0-A8)
• Oꢀeꢁating Temꢀeꢁatsꢁe Range
Cpmmeꢁcial (±°C tp +7±°C)
Npne
NOTE: 1. The “#” symbol indicates signal is active LOW.
*Contact factory for availability.
Part Number Example:
4 MEG x 16 EDO DRAM PART NUMBERS
MT4LC4M16R6TG-5
REFRESH
PART NUMBER
ADDRESSING PACKAGE REFRESH
MT4LC4M16R6TG-x
MT4LC4M16R6TG-x S
MT4LC4M16N3TG-x
MT4LC4M16N3TG-x S
4K
4K
8K
8K
400-TSOP Standard
400-TSOP Self
400-TSOP Standard
400-TSOP Self
KEY TIMING PARAMETERS
t
t
t
t
t
t
SPEED
RC
RAC
PC
AA
CAC
CAS
-5
-6
84ns
104ns
50ns
60ns
20ns
25ns
25ns
30ns
13ns
15ns
8ns
10ns
x = speed
4 Meg x 16 EDO DRAM
D29_C.p65 – Rev. 2/01
MicronTechnology,Inc.,reservestherighttochangeproductsorspecificationswithoutnotice.
©2001,MicronTechnology,Inc.
1