Datasheet > MSM54V12222B-25JA

MSM54V12222B-25JA

更新时间： 2024-11-05 19:53:23

品牌	Logo	应用领域
冲电气 - OKI		光电二极管
页数	文件大小	规格书
16页	118K
描述
Memory Circuit, 256KX12, CMOS, PDSO40, 0.400 INCH, 1.27 MM PITCH, PLASTIC, SOJ-40

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MSM54V12222B-25JA 技术参数

生命周期：	Transferred	零件包装代码：	SOJ
包装说明：	SOJ,	针数：	40
Reach Compliance Code：	unknown	HTS代码：	8542.32.00.71
风险等级：	5.23	JESD-30 代码：	R-PDSO-J40
长度：	26.03 mm	内存密度：	3145728 bit
内存集成电路类型：	MEMORY CIRCUIT	内存宽度：	12
功能数量：	1	端子数量：	40
字数：	262144 words	字数代码：	256000
工作模式：	SYNCHRONOUS	最高工作温度：	70 °C
最低工作温度：		组织：	256KX12
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOJ
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
认证状态：	Not Qualified	座面最大高度：	3.75 mm
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	3 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	DUAL	宽度：	10.16 mm
Base Number Matches：	1

MSM54V12222B-25JA 数据手册

浏览型号MSM54V12222B-25JA的Datasheet PDF文件第2页

浏览型号MSM54V12222B-25JA的Datasheet PDF文件第3页

浏览型号MSM54V12222B-25JA的Datasheet PDF文件第4页

浏览型号MSM54V12222B-25JA的Datasheet PDF文件第5页

浏览型号MSM54V12222B-25JA的Datasheet PDF文件第6页

浏览型号MSM54V12222B-25JA的Datasheet PDF文件第7页

PEDS54V12222B-01

Semiconductor

MSM54V12222B

This version: Sep. 2001

Preliminary

262,214-Word × 12-Bit Field Memory

GENERAL DESCRIPTION

The OKI MSM54V12222B is a high performance 3-Mbit, 256K × 12-bit, Field Memory. It is especially designed

for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and

Multi-media systems. MSM54V12222B is a FRAM for wide or low end use in general commodity TVs and VTRs

exclusively. MSM54V12222B is not designed for the other use or high end use in medical systems, professional

graphics systems which require long term picture storage, data storage systems and others. More than two

MSM54V12222Bs can be cascaded directly without any delay devices among the MSM54V12222Bs. (Cascading

of MSM54V12222B provides larger storage depth or a longer delay).

Each of the 12-bit planes has separate serial write and read ports. These employ independent control clocks to

support asynchronous read and write operations. Different clock rates are also supported that allow alternate data

rates between write and read data streams.

The MSM54V12222B provides high speed FIFO, First-In First-Out, operation without external refreshing:

MSM54V12222B refreshes its DRAM storage cells automatically, so that it appears fully static to the users.

Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial access

operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the

power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration

logic.

The MSM54V12222B’s function is simple, and similar to a digital delay device whose delay-bit-length is easily

set by reset timing. The delay length, number of read delay clocks between write and read, is determined by

externally controlled write and read reset timings.

Additional SRAM serial registers, or line buffers for the initial access of 256 × 12-bit enable high speed first-bit-

access with no clock delay just after the write or read reset timings.

Additionally, the MSM54V12222B has write mask function or input enable function (IE), and read-data skipping

function or output enable function (OE) . The differences between write enable (WE) and input enable (IE), and

between read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address

increments, but IE and OE cannot stop the increment, when write/read clocking is continuously applied to

MSM54V12222B. The input enable (IE) function allows the user to write into selected locations of the memory

only, leaving the rest of the memory contents unchanged. This facilitates data processing to display a “picture in

picture” on a TV screen.

The MSM54V12222B is similar in operation and functionality to OKI 1-Mbit Field Memory MSM51V4222C and

2-Mbit Field Memory MSM51V8222A. Three MSM51V4222Cs or one MSM51V4222C plus one

MSM51V8222A can be replaced simply by one MSM54V12222B.

1/16

12 3 4 5 6 7...16

中文翻译

下载PDF

与MSM54V12222B-25JA相关器件

型号	品牌	获取价格	描述	数据表
MSM54V12222B-25JS	OKI	获取价格	262,214-Word × 12-Bit Field Memory
MSM54V12222B-25TA	OKI	获取价格	Memory Circuit, 256KX12, CMOS, PDSO44, 0.400 INCH, 0.8 MM PITCH, PLASTIC, TSOP2-44
MSM54V12222B-25TS-K	OKI	获取价格	262,214-Word × 12-Bit Field Memory
MSM54V16255A	OKI	获取价格	262,144-Word x 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE
MSM54V16255SL	OKI	获取价格	262,144-Word x 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE
MSM54V16258A	OKI	获取价格	262,144-Word x 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO
MSM54V16258A-40TS-K	OKI	获取价格	EDO DRAM, 256KX16, 40ns, CMOS, PDSO40, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP-44/40
MSM54V16258A-45JS	OKI	获取价格	EDO DRAM, 256KX16, 45ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, SOJ-40
MSM54V16258A-45TS-K	OKI	获取价格	EDO DRAM, 256KX16, 45ns, CMOS, PDSO40, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP-44/40
MSM54V16258B	OKI	获取价格	262,144-Word x 16-Bit DYNAMIC RAM :FAST PAGE MODE TYPE WITH EDO

与MSM54V12222B-25JA相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

10
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

MSM54V12222B-25JA

MSM54V12222B-25JA 技术参数

MSM54V12222B-25JA 数据手册

与MSM54V12222B-25JA相关器件

与MSM54V12222B-25JA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MSM54V12222B-25JA

MSM54V12222B-25JA 技术参数

MSM54V12222B-25JA 数据手册

与MSM54V12222B-25JA相关器件

与MSM54V12222B-25JA相关文章

您还可以找

您在本页遇到什么问题？