Datasheet > MPC5605BCLQ6R

MPC5605BCLQ6R

更新时间： 2024-11-08 05:25:59

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
110页	907K
描述
IC,MICROCONTROLLER,32-BIT,CMOS,QFP,144PIN,PLASTIC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MPC5605BCLQ6R 数据手册

Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MPC5607B

Rev. 6, 07/2011

MPC5607B

144 LQFP

100 LQFP

20 mm x 20 mm

14 mm x 14 mm

176 LQFP

24 mm x 24 mm

208 MAPBGA

17 mm x 17 mm

MPC5607B Microcontroller

Data Sheet

• Single issue, 32-bit CPU core complex (e200z0h)

• Up to 149 configurable general purpose pins supporting

input and output operations (package dependent)

• Real-Time Counter (RTC)

– Compliant with the Power Architecture technology

embedded category

– Enhanced instruction set allowing variable length

encoding (VLE) for code size footprint reduction. With

the optional encoding of mixed 16-bit and 32-bit

instructions, it is possible to achieve significant code

size footprint reduction.

– Clock source from internal 128 kHz or 16 MHz

oscillator supporting autonomous wakeup with 1 ms

resolution with maximum timeout of 2 seconds

– Optional support for RTC with clock source from

external 32 kHz crystal oscillator, supporting wakeup

with 1 sec resolution and maximum timeout of 1 hour

• Up to 8 periodic interrupt timers (PIT) with 32-bit counter

resolution

• Nexus development interface (NDI) per IEEE-ISTO

5001-2003 Class Two Plus

• Device/board boundary scan testing supported per Joint

Test Action Group (JTAG) of IEEE (IEEE 1149.1)

• On-chip voltage regulator (VREG) for regulation of input

supply for all internal levels

• Up to 1.5 MB on-chip code flash memory supported with

the flash memory controller

• 64 (4 × 16) KB on-chip data flash memory with ECC

• Up to 96 KB on-chip SRAM

• Memory protection unit (MPU) with 8 region descriptors

and 32-byte region granularity on certain family members

(Refer to Table 1 for details.)

• Interrupt controller (INTC) capable of handling 204

selectable-priority interrupt sources

• Frequency modulated phase-locked loop (FMPLL)

• Crossbar switch architecture for concurrent access to

peripherals, Flash, or RAM from multiple bus masters

• 16-channel eDMA controller with multiple transfer request

sources using DMA multiplexer

• Boot assist module (BAM) supports internal Flash

programming via a serial link (CAN or SCI)

• Timer supports I/O channels providing a range of 16-bit

input capture, output compare, and pulse width modulation

functions (eMIOS)

• 2 analog-to-digital converters (ADC): one 10-bit and one

12-bit

• Cross Trigger Unit to enable synchronization of ADC

conversions with a timer event from the eMIOS or PIT

• Up to 6 serial peripheral interface (DSPI) modules

• Up to 10 serial communication interface (LINFlex)

modules

• Up to 6 enhanced full CAN (FlexCAN) modules with

configurable buffers

• 1 inter-integrated circuit (I C) interface module

12 3 4 5 6 7...110

中文翻译

下载PDF

与MPC5605BCLQ6R相关器件

型号	品牌	获取价格	描述	数据表
MPC5605BECLLR	FREESCALE	获取价格	Microcontroller
MPC5605BECLQR	FREESCALE	获取价格	Microcontroller
MPC5605BECLUR	FREESCALE	获取价格	Microcontroller
MPC5605BEMLLR	FREESCALE	获取价格	Microcontroller
MPC5605BEMLQR	FREESCALE	获取价格	Microcontroller
MPC5605BEMLUR	FREESCALE	获取价格	Microcontroller
MPC5605BEVLLR	FREESCALE	获取价格	Microcontroller
MPC5605BEVLQR	FREESCALE	获取价格	Microcontroller
MPC5605BEVLUR	FREESCALE	获取价格	Microcontroller
MPC5605BK0ACLQ6	NXP	获取价格	RISC MICROCONTROLLER

与MPC5605BCLQ6R相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC5605BCLQ6R

MPC5605BCLQ6R 数据手册

与MPC5605BCLQ6R相关器件

与MPC5605BCLQ6R相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC5605BCLQ6R

MPC5605BCLQ6R 数据手册

与MPC5605BCLQ6R相关器件

与MPC5605BCLQ6R相关文章

您还可以找

您在本页遇到什么问题？