5秒后页面跳转
MPC2104P PDF预览

MPC2104P

更新时间: 2024-10-28 22:46:03
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA PC
页数 文件大小 规格书
16页 162K
描述
256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms

MPC2104P 数据手册

 浏览型号MPC2104P的Datasheet PDF文件第2页浏览型号MPC2104P的Datasheet PDF文件第3页浏览型号MPC2104P的Datasheet PDF文件第4页浏览型号MPC2104P的Datasheet PDF文件第5页浏览型号MPC2104P的Datasheet PDF文件第6页浏览型号MPC2104P的Datasheet PDF文件第7页 
Order this document  
by MPC2104P/D  
SEMICONDUCTOR TECHNICAL DATA  
MPC2104P  
MPC2105P  
Product Preview  
256KB/512KB BurstRAM  
Secondary Cache Modules for  
PowerPC PReP/CHRP Platforms  
The MPC2104P (256KB) and MPC2105P (512KB) are designed to provide  
burstable, high performance L2 cache for the PowerPC 60x microprocessor family  
in conformance with the PowerPC Reference Platform (PReP) and the PowerPC  
Common Hardware Reference Platform (CHRP) specifications.  
The MPC2104P and MPC2105P utilize synchronous BurstRAMs. The MPC2104P  
module is configured as 32K x 64 bits and uses two of the 3.3 V 32K x 32 data RAMs.  
The MPC2105P is configured as 64K x 64 bits and uses two of the 3.3 V 64K x 32  
data RAMs. Both modules are in a 178 (89 x 2) pin DIMM format. For tag bits on the  
2104P, a 5 V cache tag RAM configured as 8K x 14 for tag field plus 8K x 2 for valid  
and dirty status bits is used. For tag bits on the 2105P, a 5 V cache tag RAM  
configured as 16K x 14 for tag field plus 16K x 2 for valid and dirty status bits is used.  
Bursts can be initiated with the ADS signal. Subsequent burst addresses are  
generated internally to the BurstRAM by the CNTEN signal.  
Write cyclesareinternallyself–timedandareinitiatedbytherisingedgeoftheclock  
(CLKx) inputs. Writes are global with two inputs for reduced loading.  
Presence detect pins are available for auto configuration of the cache control.  
The module family pinout will support 5 V and 3.3 V components for a clear path  
to lower voltage and power savings. Both power supplies must be connected.  
All of these cache modules are plug and pin compatible with each other.  
PowerPC–Style Burst Counter On Chip  
Pipeline Data I/O  
Plug and Pin Compatibility  
Multiple Clock Pins for Reduced Loading  
All Cache Data and Tag I/Os are LVTTL (3.3 V) Compatible  
Three State Outputs  
Buffered Addresses to Data RAMs for Reduced Loading  
Fast Module Clock Rates: Up to 66 MHz  
Fast SRAM Access Times: 9 ns for Tag RAM Match  
8 ns for Data RAM  
Decoupling Capacitors for Each Fast Static RAM  
High Quality Multi–Layer FR4 PWB With Separate Power and Ground Planes  
178 Pin Card Edge Module  
Burndy Connector, Part Number: ELF178KSC–3Z50  
BurstRAM is a trademark of Motorola.  
The PowerPC name is a trademark of IBM Corp., used under license therefrom.  
This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.  
REV 2  
12/20/96  
Motorola, Inc. 1996  

与MPC2104P相关器件

型号 品牌 获取价格 描述 数据表
MPC2104PDG66 MOTOROLA

获取价格

256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2104SG66 MOTOROLA

获取价格

256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105A MOTOROLA

获取价格

512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105ASG66 MOTOROLA

获取价格

512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105BSG66 MOTOROLA

获取价格

512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105C MOTOROLA

获取价格

512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105CDG66 MOTOROLA

获取价格

512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105PDG66 MOTOROLA

获取价格

256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105SG66 MOTOROLA

获取价格

256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2106ASG66 MOTOROLA

获取价格

512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms