5秒后页面跳转
MK2302SI-01T PDF预览

MK2302SI-01T

更新时间: 2024-01-01 07:12:51
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
6页 130K
描述
PLL Based Clock Driver, 2302 Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8

MK2302SI-01T 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP8,.25针数:8
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.48其他特性:ALSO OPERATES AT 5V SUPPLY
系列:2302输入调节:STANDARD
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
长度:4.9 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.012 A湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:8实输出次数:1
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
电源:3.3/5 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.175 ns座面最大高度:1.75 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.45 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mm最小 fmax:168 MHz
Base Number Matches:1

MK2302SI-01T 数据手册

 浏览型号MK2302SI-01T的Datasheet PDF文件第2页浏览型号MK2302SI-01T的Datasheet PDF文件第3页浏览型号MK2302SI-01T的Datasheet PDF文件第4页浏览型号MK2302SI-01T的Datasheet PDF文件第5页浏览型号MK2302SI-01T的Datasheet PDF文件第6页 
MK2302S-01  
Multiplier and Zero Delay Buffer  
Description  
Features  
The MK2302S-01 is a high performance Zero Delay  
Buffer (ZDB) which integrates ICS’ proprietary  
analog/digital Phase Locked Loop (PLL) techniques.  
8-pin SOIC package  
Available in Pb (lead) free package  
Low input to output skew of 250 ps max  
Absolute jitter 500 ps  
TM  
The chip is part of ICS’ ClockBlocks family and was  
designed as a performance upgrade to meet today’s  
higher speed and lower voltage requirements. The zero  
delay feature means that the rising edge of the input  
clock aligns with the rising edges of both output clocks,  
giving the appearance of no delay through the device.  
There are two outputs on the chip, one being a  
low-skew divide by two of the other output.  
Propagation Delay 350 ps  
Ability to choose between different multipliers from  
0.5X to 16X  
Output clock frequency up to 168 MHz at 3.3 V  
Can recover degraded input clock duty cycle  
Output clock duty cycle of 45/55  
Full CMOS clock swings with 25mA drive capability  
The MK2302S-01 is ideal for synchronizing outputs in a  
large variety of systems, from personal computers to  
data communications to graphics/video. By allowing  
off-chip feedback paths, the device can eliminate the  
delay through other devices.  
at TTL levels  
Advanced, low power CMOS process  
Operating voltage of 3.3 V or 5 V  
Industrial temperature version available  
Block Diagram  
ICLK  
S1:0  
Phase  
Detector,  
Charge  
Pum p,  
and Loop  
Filter  
VCO  
CLK1  
CLK2  
/2  
divide  
by N  
FBIN  
External feedback can com e from CLK1 or CLK2 (see table on page 2)  
MDS 2302S-01 E  
1
Revision 022406  
Integrated Circuit Systems, Inc. 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com  

与MK2302SI-01T相关器件

型号 品牌 获取价格 描述 数据表
MK2304-1ILFT IDT

获取价格

PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
MK2304-1IT IDT

获取价格

PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
MK2304-2 ICSI

获取价格

ZERO DELAY, LOW SKEW BUFFER
MK2304S-1 IDT

获取价格

PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
MK2304S-1I IDT

获取价格

PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
MK2304S-1IT IDT

获取价格

PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
MK2304S-1T IDT

获取价格

PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
MK2304S-2 ICSI

获取价格

ZERO DELAY, LOW SKEW BUFFER
MK2304S-2I ICSI

获取价格

ZERO DELAY, LOW SKEW BUFFER
MK2304S-2ILF ICSI

获取价格

ZERO DELAY, LOW SKEW BUFFER