5秒后页面跳转
MH32D64KQH-75 PDF预览

MH32D64KQH-75

更新时间: 2024-02-26 06:56:29
品牌 Logo 应用领域
三菱 - MITSUBISHI 动态存储器
页数 文件大小 规格书
40页 349K
描述
2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module

MH32D64KQH-75 数据手册

 浏览型号MH32D64KQH-75的Datasheet PDF文件第2页浏览型号MH32D64KQH-75的Datasheet PDF文件第3页浏览型号MH32D64KQH-75的Datasheet PDF文件第4页浏览型号MH32D64KQH-75的Datasheet PDF文件第5页浏览型号MH32D64KQH-75的Datasheet PDF文件第6页浏览型号MH32D64KQH-75的Datasheet PDF文件第7页 
Preliminary Spec.  
Some contents are subject to change without notice.  
MITSUBISHI LSIs  
MH32D64KQH-75,-10  
2,147,483,648-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module  
- Utilizes industry standard 32M X 8 DDR Synchronous DRAMs  
DESCRIPTION  
in TSOP package , industry standard EEPROM(SPD) in  
TSSOP package  
The MH32D64KQH is 33554432 - word x 64-bit Double  
Data Rate(DDR) Sy nchronous DRAM mounted module.  
This consists of 8 industry standard 32M x 8 DDR  
Sy nchronous DRAMs in TSOP with SSTL_2 interf ace which  
achiev es v ery high speed data rate up to 133MHz.  
This socket-ty pe memory module is suitable f or main  
memory in computer systems and easy to interchange or  
add modules.  
- 200pin SO-DIMM  
- Vdd=Vddq=2.5v ±0.2V  
- Double data rate architecture; two data transf ers per  
clock cycle  
- Bidirectional, data strobe (DQS) is transmitted/receiv ed  
with data  
- Dif f erential clock inputs (CLK and /CLK)  
- DLL aligns DQ and DQS transitions with CLK transition edges of DQS  
- Commands entered on each positiv e CLK edge  
- Data and data mask ref erenced to both edges of DQS  
- 4bank operation concontrolled by BA0,BA1(Bank Address  
,discrete)  
FEATURES  
- /CAS latency - 2.0/2.5 (programmable)  
- Burst length- 2/4/8 (programmable)  
- Burst Ty pe - sequential/interleav e(programmable)  
- Auto precharge / All bank precharge controlled by A10  
- 8192 ref resh cycles /64ms  
CLK  
Max.  
Access Time  
Type name  
Frequency  
[component level]  
+ 0.75ns  
MH32D64KQH-75  
MH32D64KQH-10  
133MHz  
100MHz  
- Auto ref resh and Self ref resh  
+ 0.8ns  
- Row address A0-12 / Column address A0-9  
- SSTL_2 Interf ace  
- Module 1bank Conf igration  
APPLICATION  
Main memory unit for Note PC, Mobile etc.  
PCB Outline  
(Front)  
(Back)  
1
2
199  
200  
MIT-DS-0417-0.2  
MITSUBISHI  
ELECTRIC  
17.May.2001  
1

与MH32D64KQH-75相关器件

型号 品牌 获取价格 描述 数据表
MH32D72AKLA-10 MITSUBISHI

获取价格

2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH32D72AKLA-75 MITSUBISHI

获取价格

2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH32D72AKLB-10 MITSUBISHI

获取价格

2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH32D72AKLB-75 MITSUBISHI

获取价格

2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH32D72AKTA-10 MITSUBISHI

获取价格

DDR DRAM Module, 32MX72, 0.8ns, CMOS, DIMM-184
MH32D72AKTA-75 MITSUBISHI

获取价格

DDR DRAM Module, 32MX72, 0.75ns, CMOS, DIMM-184
MH32D72KLH-10 MITSUBISHI

获取价格

2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH32D72KLH-75 MITSUBISHI

获取价格

2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MH32D72KTH-10 MITSUBISHI

获取价格

DDR DRAM Module, 32MX72, 0.8ns, CMOS, DIMM-184
MH32D72KTH-75 MITSUBISHI

获取价格

DDR DRAM Module, 32MX72, 0.75ns, CMOS, DIMM-184