Datasheet > MCZ33903C5EKR2

MCZ33903C5EKR2

更新时间： 2024-10-29 00:44:03

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		/
页数	文件大小	规格书
106页	1584K
描述
SBC Gen2 with CAN High Speed and LIN Interface

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MCZ33903C5EKR2 数据手册

Document Number: MC33903_4_5

Rev. 9.0, 2/2012

Freescale Semiconductor

Technical Data

SBC Gen2 with CAN High Speed

and LIN Interface

33903/

33903/4/5

The 33903/4/5 is the second generation family of the System Basis

Chip (SBC). It combines several features and enhances present

module designs. The device works as an advanced power

management unit for the MCU with additional integrated circuits such

as sensors and CAN transceivers. It has a built-in enhanced high-speed

CAN interface (ISO11898-2 and -5) with local and bus failure

diagnostics, protection, and fail-safe operation modes. The SBC may

include zero, one or two LIN 2.1 interfaces with LIN output pin switches.

It includes up to four wake-up input pins that can also be configured as

output drivers for flexibility.

SYSTEM BASIS CHIP

This device implements multiple Low-power (LP) modes, with very

low-current consumption. In addition, the device is part of a family

concept where pin compatibility adds versatility to module design.

EK Suffix (Pb-free)

98ASA10506D

54-PIN SOIC

EK Suffix (Pb-free)

98ASA10556D

32-PIN SOIC

The 33903/4/5 also implements an innovative and advanced fail-safe

state machine and concept solution.

Features

• Voltage regulator for MCU, 5.0 or 3.3 V, part number selectable, with

possibility of usage external PNP to extend current capability and

share power dissipation

• Voltage, current, and temperature protection

• Extremely low quiescent current in LP modes

• Fully-protected embedded 5.0 V regulator for the CAN driver

• Multiple under-voltage detections to address various MCU

specifications and system operation modes (i.e. cranking)

• Auxiliary 5.0 or 3.3 V SPI configurable regulator, for additional ICs,

with over-current detection and under-voltage protection

• MUX output pin for device internal analog signal monitoring and

power supply monitoring

• Advanced SPI, MCU, ECU power supply, and critical pins

diagnostics and monitoring.

• Multiple wake-up sources in LP modes: CAN or LIN bus, 

I/O transition, automatic timer, SPI message, and V_DDover-current

detection.

• ISO11898-5 high-speed CAN interface compatibility for baud rates of

40 kb/s to 1.0 Mb/s

• Scalable product family of devices ranging from 0 to 2 LINs which are 

compatible to J2602-2 and LIN 2.1

Freescale Semiconductor, Inc. reserves the right to change the detail specifications,

as may be required, to permit improvements in the design of its products.

12 3 4 5 6 7...106

中文翻译

下载PDF

与MCZ33903C5EKR2相关器件

型号	品牌	获取价格	描述	数据表
MCZ33903C5EK-R2	FREESCALE	获取价格	SBC Gen2 with CAN High Speed and LIN Interface
MCZ33903CD3EK	NXP	获取价格	System Basis Chip, 2 LIN, 2x 3.3 V/400mA LDOs, up to 3 wakeup, SOIC 32, Rail
MCZ33903CD3EK/R2	FREESCALE	获取价格	SBC Gen2 with CAN High Speed and LIN Interface
MCZ33903CD3EKR2	FREESCALE	获取价格	SBC Gen2 with CAN High Speed and LIN Interface
MCZ33903CD3EK-R2	FREESCALE	获取价格	SBC Gen2 with CAN High Speed and LIN Interface
MCZ33903CD5EK	NXP	获取价格	System Basis Chip, 2 LIN, 2x 5.0 V/400mA LDOs, up to 3 wakeup, SOIC 32, Rail
MCZ33903CD5EK/R2	FREESCALE	获取价格	SBC Gen2 with CAN High Speed and LIN Interface
MCZ33903CD5EKR2	NXP	获取价格	System Basis Chip, 2 LIN, 2x 5.0 V/400mA LDOs, up to 3 wakeup, SOIC 32, Reel
MCZ33903CD5EKR2	FREESCALE	获取价格	SBC Gen2 with CAN High Speed and LIN Interface
MCZ33903CD5EK-R2	FREESCALE	获取价格	SBC Gen2 with CAN High Speed and LIN Interface

与MCZ33903C5EKR2相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

12
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

11
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

39
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

46

产品中心

服务支持

精选活动

关于我们

帮助中心

MCZ33903C5EKR2

MCZ33903C5EKR2 数据手册

与MCZ33903C5EKR2相关器件

与MCZ33903C5EKR2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MCZ33903C5EKR2

MCZ33903C5EKR2 数据手册

与MCZ33903C5EKR2相关器件

与MCZ33903C5EKR2相关文章

您还可以找

您在本页遇到什么问题？