Datasheet > MCM69R818CZP6

MCM69R818CZP6

更新时间： 2024-10-02 11:05:55

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		内存集成电路静态存储器信息通信管理
页数	文件大小	规格书
20页	520K
描述
4M Late Write HSTL

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MCM69R818CZP6 数据手册

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

MOTOROLA

Order this document

by MCM69R736C/D

MCM69R736C

MCM69R818C

4M Late Write HSTL

The MCM69R736C/818C is a 4M–bit synchronous late write fast static RAM

designed to provide high performance in secondary cache and ATM switch,

Telecom, and other high speed memory applications. The MCM69R818C

(organizedas256Kwordsby18bits)andtheMCM69R736C(organizedas128K

words by 36 bits) are fabricated in Motorola’s high performance silicon gate

BiCMOS technology.

The differential clock (CK) inputs control the timing of read/write operations of

theRAM. AttherisingedgeofCK, alladdresses, writeenables, andsynchronous

selects are registered. An internal buffer and special logic enable the memory to

accept write data on the rising edge of CK, a cycle after address and control sig-

nals. Read data is also driven on the rising edge of CK.

ZP PACKAGE

PBGA

CASE 999–02

The RAM uses HSTL inputs and outputs. The adjustable input trip–point

(V ) and output voltage (V

) gives the system designer greater flexibility in

ref

DDQ

optimizing system performance.

The synchronous write and byte enables allow writing to individual bytes or

the entire word.

The impedance of the output buffers is programmable, allowing the outputs to

match the impedance of the circuit traces which reduces signal reflections.

•

Byte Write Control

Single 3.3 V +10%, –5% Operation

HSTL — I/O (JEDEC Standard JESD8–6 Class I Compatible)

HSTL — User Selectable Input Trip–Point

HSTL — Compatible Programmable Impedance Output Drivers

Asynchronous Output Enable

Boundary Scan (JTAG) IEEE 1149.1 Compatible

Differential Clock Inputs

Optional x18 or x36 Organization

MCM69R736C/818C–4 = 4 ns

MCM69R736C/818C–4.4 = 4.4 ns

MCM69R736C/818C–5 = 5 ns

MCM69R736C/818C–6 = 6 ns

•

Sleep Mode Operation (ZZ pin)

119–Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array

(PBGA) Package

REV 1

8/10/99

Motorola, Inc. 1999

MOTOROLA FAST SRAM

MCM69R736C•MCM69R818C

For More Information On This Product,

Go to: www.freescale.com

12 3 4 5 6 7...20

中文翻译

下载PDF

与MCM69R818CZP6相关器件

型号	品牌	获取价格	描述	数据表
MCM69R818CZP6R	FREESCALE	获取价格	4M Late Write HSTL
MCM69R818CZP6R	MOTOROLA	获取价格	256KX18 LATE-WRITE SRAM, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R818ZP6R	MOTOROLA	获取价格	256KX18 CACHE SRAM, 3ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R819AZP5	MOTOROLA	获取价格	4M Late Write LVTTL
MCM69R819AZP5	NXP	获取价格	256KX18 LATE-WRITE SRAM, 2.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R819AZP5R	MOTOROLA	获取价格	4M Late Write LVTTL
MCM69R819AZP5R	NXP	获取价格	256KX18 LATE-WRITE SRAM, 2.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R819AZP6	MOTOROLA	获取价格	4M Late Write LVTTL
MCM69R819AZP6	NXP	获取价格	IC,SYNC SRAM,256KX18,BICMOS-TTL,BGA,119PIN,PLASTIC
MCM69R819AZP6R	MOTOROLA	获取价格	4M Late Write LVTTL

与MCM69R818CZP6相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

38
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

32
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

29
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

40

产品中心

服务支持

精选活动

关于我们

帮助中心

MCM69R818CZP6

MCM69R818CZP6 数据手册

与MCM69R818CZP6相关器件

与MCM69R818CZP6相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MCM69R818CZP6

MCM69R818CZP6 数据手册

与MCM69R818CZP6相关器件

与MCM69R818CZP6相关文章

您还可以找

您在本页遇到什么问题？