5秒后页面跳转
MCM69L819AZP9R PDF预览

MCM69L819AZP9R

更新时间: 2024-11-08 22:06:43
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 存储内存集成电路静态存储器信息通信管理
页数 文件大小 规格书
20页 215K
描述
4M Late Write LVTTL

MCM69L819AZP9R 技术参数

生命周期:Obsolete包装说明:14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.84
Is Samacsys:N最长访问时间:9 ns
JESD-30 代码:R-PBGA-B119长度:22 mm
内存密度:4718592 bit内存集成电路类型:LATE-WRITE SRAM
内存宽度:18功能数量:1
端口数量:1端子数量:119
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX18
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:2.4 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

MCM69L819AZP9R 数据手册

 浏览型号MCM69L819AZP9R的Datasheet PDF文件第2页浏览型号MCM69L819AZP9R的Datasheet PDF文件第3页浏览型号MCM69L819AZP9R的Datasheet PDF文件第4页浏览型号MCM69L819AZP9R的Datasheet PDF文件第5页浏览型号MCM69L819AZP9R的Datasheet PDF文件第6页浏览型号MCM69L819AZP9R的Datasheet PDF文件第7页 
Order this document  
by MCM69L737A/D  
SEMICONDUCTOR TECHNICAL DATA  
MCM69L737A  
MCM69L819A  
Advance Information  
4M Late Write LVTTL  
The MCM69L737A/819A is a 4 megabit synchronous late write fast static RAM  
designed to provide high performance in secondary cache and ATM switch,  
Telecom, and other high speed memory applications. The MCM69L819A  
organized as 256K words by 18 bits, and the MCM69L737A organized as 128K  
words by 36 bits wide are fabricated in Motorola’s high performance silicon gate  
BiCMOS technology.  
The differential CK clock inputs control the timing of read/write operations of  
the RAM. At the rising edge of the CK clock all addresses, write enables, and  
synchronous selects are registered. An internal buffer and special logic enable  
the memory to accept write data on the rising edge of the CK clock a cycle after  
address and control signals. Read data is available at the falling edge of the CK  
clock.  
ZP PACKAGE  
PBGA  
CASE 999–01  
The RAM uses LVTTL 3.3 V inputs and outputs.  
The synchronous write and byte enables allow writing to individual bytes or the  
entire word.  
Byte Write Control  
Single 3.3 V + 10%, – 5% Operation  
LVTTL 3.3 V I/O (V  
Register to Latch Synchronous Operation  
Asynchronous Output Enable  
Boundary Scan (JTAG) IEEE 1149.1 Compatible  
Differential Clock Inputs  
Optional x18 or x36 organization  
MCM69L737A/819A–8.5 = 8.5 ns  
MCM69L737A/819A–9 = 9 ns  
)
DDQ  
MCM69L737A/819A–9.5 = 9.5 ns  
Sleep Mode Operation (ZZ Pin)  
119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array  
(PBGA) Package  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
REV 1  
8/15/97  
Motorola, Inc. 1997  

与MCM69L819AZP9R相关器件

型号 品牌 获取价格 描述 数据表
MCM69L819ZP7R MOTOROLA

获取价格

256KX18 CACHE SRAM, 5.8ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69L819ZP8R MOTOROLA

获取价格

Cache SRAM, 256KX18, 9.5ns, BICMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69L819ZP9 MOTOROLA

获取价格

256KX18 CACHE SRAM, 10.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69L819ZP9R MOTOROLA

获取价格

256KX18 CACHE SRAM, 10.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69L820AZP10.5 MOTOROLA

获取价格

256KX18 CACHE SRAM, 10.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69L820AZP10.5R MOTOROLA

获取价格

256KX18 CACHE SRAM, 10.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69L820AZP7.5 MOTOROLA

获取价格

256KX18 CACHE SRAM, 7.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69L820AZP7.5R MOTOROLA

获取价格

256KX18 CACHE SRAM, 7.5ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69L820AZP8.5 MOTOROLA

获取价格

4M Late Write 2.5 V I/O
MCM69L820AZP8.5R MOTOROLA

获取价格

4M Late Write 2.5 V I/O