Datasheet > MCM64Z918ZP200R

MCM64Z918ZP200R

更新时间： 2024-11-26 04:44:11

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		静态存储器
页数	文件大小	规格书
31页	356K
描述
512KX18 ZBT SRAM, 3ns, PBGA119, PLASTIC, BGA-119

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MCM64Z918ZP200R 数据手册

Order this document

by MCM64Z836/D

SEMICONDUCTOR TECHNICAL DATA

MCM64Z836

MCM64Z918

Product Proposal

256K x 36 and 512K x 18

Bit Pipelined ZBT RAM

Synchronous Fast Static RAM

The ZBT RAM is an 8M–bit synchronous fast static RAM designed to provide

Zero Bus Turnaround . The ZBT RAM allows 100% use of bus cycles during

back–to–back read/write and write/read cycles. The MCM64Z836 (organized as

256K words by 36 bits) and the MCM64Z918 (organized as 512K words by 18

bits) are fabricated in Motorola’s high performance silicon gate CMOS tech-

nology. This device integrates input registers, an output register, a 2–bit address

counter, and high speed SRAM onto a single monolithic circuit for reduced parts

count in communication applications. Synchronous design allows precise cycle

control with the use of an external positive–edge–triggered clock (CK). CMOS

circuitry reduces the overall power consumption of the integrated functions for

greater reliability.

TQ PACKAGE

TQFP

CASE 983A–01

ZP PACKAGE

PBGA

CASE 999–02

Addresses (SA), data inputs (DQ), and all control signals except output enable

(G), sleep mode (ZZ), and linear burst order (LBO) are clock (CK) controlled

through positive–edge–triggered noninverting registers.

Write cycles are internally self–timed and are initiated by the rising edge of the

clock (CK) input. This feature eliminates complex off–chip write pulse generation

and provides increased timing flexibility for incoming signals.

Forreadcycles, pipelinedSRAMoutputdataistemporarilystoredbyanedge–

triggered output register and then released to the output buffers at the next rising

edge of clock (CK).

•

2.5 V LVTTL and LVCMOS Compatible

MCM64Z836/918–225 = 2.6 ns Access/4.4 ns Cycle (225 MHz)

MCM64Z836/918–200 = 3.2 ns Access/5 ns Cycle (200 MHz)

MCM64Z836/918–166 = 3.6 ns Access/6 ns Cycle (166 MHz)

Selectable Burst Sequencing Order (Linear/Interleaved)

Internally Self–Timed Write Cycle

Sleep Mode (ZZ)

Two–Cycle Deselect

Byte Write Control

ADV Controlled Burst

•

IEEE 1149–1 Sample Only JTAG

100–Pin TQFP and 119–Bump PBGA Packages

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by

Micron Technology, Inc. and Motorola, Inc.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 2

6/2/99

Motorola, Inc. 1999

MOTOROLA FAST SRAM

MCM64Z836•MCM64Z918

12 3 4 5 6 7...31

中文翻译

下载PDF

与MCM64Z918ZP200R相关器件

型号	品牌	获取价格	描述	数据表
MCM64Z918ZP225	MOTOROLA	获取价格	ZBT SRAM, 512KX18, 2.6ns, CMOS, PBGA119, PLASTIC, BGA-119
MCM64Z918ZP225R	MOTOROLA	获取价格	512KX18 ZBT SRAM, 2.6ns, PBGA119, PLASTIC, BGA-119
MCM64Z918ZP7	NXP	获取价格	512KX18 ZBT SRAM, 7ns, PBGA119, BUMP, PLASTIC, BGA-119
MCM64Z918ZP7	FREESCALE	获取价格	256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM64Z918ZP7R	FREESCALE	获取价格	256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM64Z918ZP7R	NXP	获取价格	512KX18 ZBT SRAM, 7ns, PBGA119, BUMP, PLASTIC, BGA-119
MCM64Z918ZP8	FREESCALE	获取价格	256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM64Z918ZP8	NXP	获取价格	512KX18 ZBT SRAM, 8ns, PBGA119, BUMP, PLASTIC, BGA-119
MCM64Z918ZP8.5	FREESCALE	获取价格	256K x 36 and 512K x 18 Bit ZBT Fast Static RAM
MCM64Z918ZP8.5	NXP	获取价格	512KX18 ZBT SRAM, 8.5ns, PBGA119, BUMP, PLASTIC, BGA-119

与MCM64Z918ZP200R相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

产品中心

服务支持

精选活动

关于我们

帮助中心

MCM64Z918ZP200R

MCM64Z918ZP200R 数据手册

与MCM64Z918ZP200R相关器件

与MCM64Z918ZP200R相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MCM64Z918ZP200R

MCM64Z918ZP200R 数据手册

与MCM64Z918ZP200R相关器件

与MCM64Z918ZP200R相关文章

您还可以找

您在本页遇到什么问题？