Datasheet > 存储 > SRAM> MCM63P631ATQ66R

MCM63P631ATQ66R

更新时间： 2024-11-24 22:05:55

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		存储内存集成电路静态存储器
页数	文件大小	规格书
16页	232K
描述
64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MCM63P631ATQ66R 技术参数

生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LQFP,	针数：	100
Reach Compliance Code：	unknown	ECCN代码：	3A991.B.2.A
HTS代码：	8542.32.00.41	风险等级：	5.82
Is Samacsys：	N	最长访问时间：	8 ns
其他特性：	PIPELINED ARCHITECTURE	JESD-30 代码：	R-PQFP-G100
长度：	20 mm	内存密度：	2097152 bit
内存集成电路类型：	CACHE SRAM	内存宽度：	32
功能数量：	1	端口数量：	1
端子数量：	100	字数：	65536 words
字数代码：	64000	工作模式：	SYNCHRONOUS
最高工作温度：	70 °C	最低工作温度：
组织：	64KX32	输出特性：	3-STATE
可输出：	YES	封装主体材料：	PLASTIC/EPOXY
封装代码：	LQFP	封装形状：	RECTANGULAR
封装形式：	FLATPACK, LOW PROFILE	并行/串行：	PARALLEL
认证状态：	Not Qualified	座面最大高度：	1.6 mm
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	3.135 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	QUAD	宽度：	14 mm
Base Number Matches：	1

MCM63P631ATQ66R 数据手册

Order this document

by MCM63P631A/D

SEMICONDUCTOR TECHNICAL DATA

MCM63P631A

Product Preview

64K x 32 Bit Pipelined BurstRAM

Synchronous Fast Static RAM

The MCM63P631A is a 2M bit synchronous fast static RAM designed to pro-

vide a burstable, high performance, secondary cache for the 68K Family, Pow-

erPC , and Pentium microprocessors. It is organized as 64K words of 32 bits

each. This device integrates input registers, an output register, a 2–bit address

counter, and high speed SRAM onto a single monolithic circuit for reduced parts

count in cache data RAM applications. Synchronous design allows precise cycle

control with the use of an external clock (K). CMOS circuitry reduces the overall

power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQx), and all control signals except output

enable (G), sleep mode (ZZ), and Linear Burst Order (LBO) are clock (K) con-

trolled through positive–edge–triggered noninverting registers.

TQ PACKAGE

TQFP

CASE 983A–01

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst

addresses can be generated internally by the MCM63P631A (burst sequence

operates in linear or interleaved mode dependent upon state of LBO) and con-

trolled by the burst address advance (ADV) input pin.

Write cycles are internally self–timed and are initiated by the rising edge of the

clock (K) input. This feature eliminates complex off–chip write pulse generation

and provides increased timing flexibility for incoming signals.

Synchronous byte write (SBx), synchronous global write (SGW), and synchro-

nous write enable SW are provided to allow writes to either individual bytes or to

all bytes. The four bytes are designated as “a”, “b”, “c”, and “d”. SBa controls

DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte

writes SBx are asserted with SW. All bytes are written if either SGW is asserted

or if all SBx and SW are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an

edge–triggeredoutput register and then released to the output buffers at the next

rising edge of clock (K).

The MCM63P631A operates from a 3.3 V power supply, all inputs and outputs

are LVTTL compatible.

•

MCM63P631A–117 = 4.5 ns access / 8.5 ns cycle (117 MHz)

MCM63P631A–100 = 4.5 ns access / 10 ns cycle (100 MHz)

MCM63P631A–75 = 7 ns access / 13.3 ns cycle (75 MHz)

MCM63P631A–66 = 8 ns access / 15 ns cycle (66 MHz)

Single 3.3 V + 10%, – 5% Power Supply

ADSP, ADSC, and ADV Burst Control Pins

Selectable Burst Sequencing Order (Linear/Interleaved)

Internally Self–Timed Write Cycle

Byte Write and Global Write Control

Sleep Mode (ZZ)

PB1 Version 2.0 Compatible

Single–Cycle Deselect Timing

•

JEDEC Standard 100–Pin TQFP Package

The PowerPC name is a trademark of IBM Corp., used under license therefrom.

Pentium is a trademark of Intel Corp.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

9/30/97

Motorola, Inc. 1997

MOTOROLA FAST SRAM

MCM63P631A

12 3 4 5 6 7...16

中文翻译

下载PDF

与MCM63P631ATQ66R相关器件

型号	品牌	获取价格	描述	数据表
MCM63P631ATQ75	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631ATQ75R	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ117	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ117R	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ4.5	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ4.5R	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ7	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ7R	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ8	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P631TQ8R	MOTOROLA	获取价格	64K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM

与MCM63P631ATQ66R相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

产品中心

服务支持

精选活动

关于我们

帮助中心

MCM63P631ATQ66R

MCM63P631ATQ66R 技术参数

MCM63P631ATQ66R 数据手册

与MCM63P631ATQ66R相关器件

与MCM63P631ATQ66R相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MCM63P631ATQ66R

MCM63P631ATQ66R 技术参数

MCM63P631ATQ66R 数据手册

与MCM63P631ATQ66R相关器件

与MCM63P631ATQ66R相关文章

您还可以找

您在本页遇到什么问题？