5秒后页面跳转
MC74LVX595 PDF预览

MC74LVX595

更新时间: 2024-10-03 01:10:47
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
14页 344K
描述
8−Bit Shift Register

MC74LVX595 数据手册

 浏览型号MC74LVX595的Datasheet PDF文件第2页浏览型号MC74LVX595的Datasheet PDF文件第3页浏览型号MC74LVX595的Datasheet PDF文件第4页浏览型号MC74LVX595的Datasheet PDF文件第5页浏览型号MC74LVX595的Datasheet PDF文件第6页浏览型号MC74LVX595的Datasheet PDF文件第7页 
MC74LVX595  
Product Preview  
8−Bit Shift Register with  
Output Storage Register  
(3−State)  
http://onsemi.com  
MARKING DIAGRAMS  
The MC74LVX595 is an advanced high speed 8bit shift register  
with an output storage register fabricated with silicon gate CMOS  
technology.  
The MC74LVX595 contains an 8bit static shift register which  
feeds an 8bit storage register.  
Shift operation is accomplished on the positive going transition of  
the Shift Clock input (SCK). The output register is loaded with the  
contents of the shift register on the positive going transition of the  
Register Clock input (RCK). Since the RCK and SCK signals are  
independent, parallel outputs can be held stable during the shift  
operation. And, since the parallel outputs are 3state, the LVX595 can  
be directly connected to an 8bit bus. This register can be used in  
serialtoparallelconversion, data receivers, etc.  
The internal circuit is composed of three stages, including a buffer  
output which provides high noise immunity and stable output. The  
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V  
systems to 3.0 V systems.  
16  
9
LVX595  
AWLYYWW  
SOIC16  
D SUFFIX  
CASE 751B  
1
8
16  
9
LVX  
595  
TSSOP16  
DT SUFFIX  
CASE 948F  
AWLYWW  
1
8
16  
9
LVX595  
ALYW  
High Speed: f  
Low Power Dissipation: I = 4 mA (Max) at T = 25°C  
High Noise Immunity: V  
= 100 MHz (Typ) at V = 3.3 V  
CC  
max  
SOIC EIAJ16  
M SUFFIX  
CASE 966  
CC  
A
1
8
= V = 28% V  
NIL CC  
NIH  
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
Designed for 2 V to 3.6 V Operating Range  
A
= Assembly Location  
WL or L = Wafer Lot  
YY or Y = Year  
WW or W = Work Week  
Low Noise: V  
= 1.0 V (Max)  
OLP  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300 mA  
ESD Performance: HBM > 2000 V; Machine Model > 200 V  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC74LVX595M  
SO EIAJ16 48 Units/Rail  
MC74LVX595MEL  
SO EIAJ16 2000 Units/Reel  
This document contains information on a product under development. ON Semiconductor  
reserves the right to change or discontinue this product without notice.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
June, 2006 Rev. 2  
MC74LVX595/D  

与MC74LVX595相关器件

型号 品牌 获取价格 描述 数据表
MC74LVX595M ONSEMI

获取价格

8−Bit Shift Register
MC74LVX595MEL ONSEMI

获取价格

8−Bit Shift Register
MC74LVX74 ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX74D ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX74DR2 ONSEMI

获取价格

Dual D−Type Flip−Flop with Set and Clear
MC74LVX74DR2G ONSEMI

获取价格

Dual D−Type Flip−Flop with Set and Clear
MC74LVX74DT ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX74DTG ONSEMI

获取价格

Dual D−Type Flip−Flop with Set and Clear
MC74LVX74DTR2 ONSEMI

获取价格

Dual D−Type Flip−Flop with Set and Clear
MC74LVX74DTR2G ONSEMI

获取价格

Dual D−Type Flip−Flop with Set and Clear