5秒后页面跳转
MC74LVX125D PDF预览

MC74LVX125D

更新时间: 2024-11-10 22:15:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
6页 151K
描述
LOW-VOLTAGE CMOS

MC74LVX125D 技术参数

生命周期:Transferred零件包装代码:SOIC
包装说明:SOP,针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.09系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G14JESD-609代码:e0
长度:8.65 mm逻辑集成电路类型:BUS DRIVER
位数:1功能数量:4
端口数量:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
传播延迟(tpd):17 ns认证状态:Not Qualified
座面最大高度:1.75 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:3.9 mmBase Number Matches:1

MC74LVX125D 数据手册

 浏览型号MC74LVX125D的Datasheet PDF文件第2页浏览型号MC74LVX125D的Datasheet PDF文件第3页浏览型号MC74LVX125D的Datasheet PDF文件第4页浏览型号MC74LVX125D的Datasheet PDF文件第5页浏览型号MC74LVX125D的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
The MC74LVX125 is an advanced high speed CMOS quad bus buffer.  
The inputs tolerate voltages up to 7V, allowing the interface of 5V systems  
to 3V systems.  
The MC74LVX125 requires the 3–state control input (OE) to be set  
High to place the output into the high impedance state.  
LOW–VOLTAGE CMOS  
High Speed: t  
= 4.4ns (Typ) at V  
= 3.3V  
PD  
Low Power Dissipation: I  
CC  
= 4µA (Max) at T = 25°C  
CC  
A
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
Low Noise: V  
= 0.5V (Max)  
OLP  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300mA  
D SUFFIX  
14–LEAD SOIC PACKAGE  
CASE 751A–03  
ESD Performance: HBM > 2000V; Machine Model > 200V  
V
OE3  
13  
D3  
12  
O3  
11  
OE2  
10  
D2  
9
O2  
8
CC  
14  
DT SUFFIX  
14–LEAD TSSOP PACKAGE  
CASE 948G–01  
1
2
3
4
5
6
7
OE0  
D0  
O0  
OE1  
D1  
O1  
GND  
M SUFFIX  
14–LEAD SOIC EIAJ PACKAGE  
CASE 965–01  
Figure 1. 14–Lead Pinout (Top View)  
1
10  
OE0  
OE2  
PIN NAMES  
2
4
3
6
9
8
Pins  
Function  
D0  
O0  
O1  
D2  
O2  
O3  
13  
OEn  
Dn  
On  
Output Enable Inputs  
Data Inputs  
3–State Outputs  
OE1  
OE3  
5
12  
11  
D1  
D3  
FUNCTION TABLE  
INPUTS  
Figure 2. Logic Diagram  
OUTPUTS  
On  
OEn  
Dn  
L
L
H
L
H
X
L
H
Z
H = High Voltage Level; L = Low VoltageLevel;Z=HighImped-  
ance State; X = High or Low Voltage Level and Transitions Are  
Acceptable, for I  
reasons, DO NOT FLOAT Inputs  
CC  
6/97  
Motorola, Inc. 1997  
REV 0  

与MC74LVX125D相关器件

型号 品牌 获取价格 描述 数据表
MC74LVX125DG ONSEMI

获取价格

Quad Bus Buffer
MC74LVX125DR2G ONSEMI

获取价格

Quad Bus Buffer
MC74LVX125DT MOTOROLA

获取价格

LOW-VOLTAGE CMOS
MC74LVX125DT ONSEMI

获取价格

LOW-VOLTAGE CMOS
MC74LVX125DTG ONSEMI

获取价格

Quad Bus Buffer
MC74LVX125DTR2 MOTOROLA

获取价格

LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, PLASTIC, TSSOP-14
MC74LVX125DTR2 ONSEMI

获取价格

LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, LEAD FREE, TSSOP-14
MC74LVX125DTR2G ONSEMI

获取价格

Quad Bus Buffer
MC74LVX125M MOTOROLA

获取价格

LOW-VOLTAGE CMOS
MC74LVX125M ONSEMI

获取价格

LOW-VOLTAGE CMOS