5秒后页面跳转
MC74HC299ND PDF预览

MC74HC299ND

更新时间: 2024-11-02 12:59:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 移位寄存器
页数 文件大小 规格书
8页 124K
描述
Parallel In Parallel Out, HC/UH Series, 8-Bit, Bidirectional, True Output, CMOS, PDIP20, 738-03

MC74HC299ND 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP20,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.82
其他特性:HOLD MODE计数方向:BIDIRECTIONAL
系列:HC/UHJESD-30 代码:R-PDIP-T20
JESD-609代码:e0长度:26.415 mm
负载电容(CL):50 pF逻辑集成电路类型:PARALLEL IN PARALLEL OUT
最大频率@ Nom-Sup:20000000 Hz位数:8
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V传播延迟(tpd):51 ns
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:Shift Registers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:17 MHzBase Number Matches:1

MC74HC299ND 数据手册

 浏览型号MC74HC299ND的Datasheet PDF文件第2页浏览型号MC74HC299ND的Datasheet PDF文件第3页浏览型号MC74HC299ND的Datasheet PDF文件第4页浏览型号MC74HC299ND的Datasheet PDF文件第5页浏览型号MC74HC299ND的Datasheet PDF文件第6页浏览型号MC74HC299ND的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
N SUFFIX  
PLASTIC PACKAGE  
CASE 738–03  
The MC74HC299 is identical in pinout to the LS299. The device inputs are  
compatible with standard CMOS outputs; with pullup resistors, they are  
compatible with LSTTL outputs.  
20  
1
The HC299 features a multiplexed parallel input/output data port to  
achieve full 8–bit handling in a 20 pin package. Due to the large output drive  
capability and the 3–state feature, this device is ideally suited for interface  
with bus lines in a bus–oriented system.  
DW SUFFIX  
SOIC PACKAGE  
CASE 751D–04  
20  
1
Two Mode–Select inputs and two Output Enable inputs are used to  
choose the mode of operation as listed in the Function Table. Synchronous  
ORDERING INFORMATION  
MC74HCXXXN  
Plastic  
SOIC  
parallel loading is accomplished by taking both Mode–Select lines, S and  
1
MC74HCXXXDW  
S , high. This places the outputs in the high–impedance state, which permits  
2
data applied to the data port to be clocked into the register. Reading out of  
the register can be accomplished when the outputs are enabled. The  
active–low asynchronous Reset overrides all other inputs.  
PIN ASSIGNMENT  
Output Drive Capability: 15 LSTTL Loads for Q through Q  
A
H
S1  
1
20  
V
10 LSTTL Loads for Q and Q ′  
CC  
A
H
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
OE1  
OE2  
2
3
19  
18  
S2  
S
H
P
Q
4
17  
Q ′  
H
G/  
G
P
Q
5
16  
15  
14  
13  
12  
11  
P
/Q  
E/  
E
H
H
P
/Q  
6
P /Q  
F
C
C
F
Chip Complexity: 398 FETs or 99.5 Equivalent Gates  
P /Q  
7
P /Q  
D
A
A
D
Q
8
P /Q  
B
A
B
RESET  
GND  
9
CLOCK  
LOGIC DIAGRAM  
10  
S
A
7
13  
6
14  
5
15  
4
16  
8
17  
P /Q  
A
A
B
C
D
E
F
P
P
P
P
/Q  
/Q  
/Q  
B
C
D
3–STATE  
PARALLEL DATA PORT  
(INPUTS/OUTPUTS)  
11  
18  
SERIAL  
DATA  
INPUTS  
S
(SHIFT RIGHT)  
(SHIFT LEFT)  
A
/Q  
E
S
P /Q  
H
F
P
P
Q
Q
/Q  
/Q  
G
H
G
H
12  
CLOCK  
RESET  
SERIAL DATA  
OUTPUTS  
A′  
H′  
9
1
19  
2
MODE  
S
S
1
2
SELECT  
PIN 20 = V  
CC  
PIN 10 = GND  
OUTPUT OE1  
ENABLES OE2  
3
10/95  
Motorola, Inc. 1995  
REV 6  

与MC74HC299ND相关器件

型号 品牌 获取价格 描述 数据表
MC74HC299NS MOTOROLA

获取价格

Shift Register, 8-Bit, CMOS, PDIP20
MC74HC30 MOTOROLA

获取价格

8-Input NAND Gate High-Performance Silicon-Gate CMOS
MC74HC30ADG ONSEMI

获取价格

8-Input NAND Gate
MC74HC30ADR2G ONSEMI

获取价格

8-Input NAND Gate
MC74HC30ADTG ONSEMI

获取价格

8-Input NAND Gate
MC74HC30ADTR2G ONSEMI

获取价格

8-Input NAND Gate
MC74HC30D MOTOROLA

获取价格

8-Input NAND Gate
MC74HC30DS ROCHESTER

获取价格

NAND Gate
MC74HC30J ROCHESTER

获取价格

NAND Gate
MC74HC30JD ROCHESTER

获取价格

NAND Gate