5秒后页面跳转
MC74AC373MR2 PDF预览

MC74AC373MR2

更新时间: 2024-11-29 14:43:27
品牌 Logo 应用领域
安森美 - ONSEMI 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
12页 113K
描述
AC SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, EIAJ-20

MC74AC373MR2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.3
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.39
系列:ACJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:12.575 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.012 A位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3/5 VProp。Delay @ Nom-Sup:15 ns
传播延迟(tpd):15 ns认证状态:Not Qualified
座面最大高度:2.05 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5.275 mm
Base Number Matches:1

MC74AC373MR2 数据手册

 浏览型号MC74AC373MR2的Datasheet PDF文件第2页浏览型号MC74AC373MR2的Datasheet PDF文件第3页浏览型号MC74AC373MR2的Datasheet PDF文件第4页浏览型号MC74AC373MR2的Datasheet PDF文件第5页浏览型号MC74AC373MR2的Datasheet PDF文件第6页浏览型号MC74AC373MR2的Datasheet PDF文件第7页 
MC74AC373, MC74ACT373  
Octal Transparent Latch  
with 3−State Outputs  
The MC74AC373/74ACT373 consists of eight latches with 3−state  
outputs for bus organized system applications. The flip−flops appear  
transparent to the data when Latch Enable (LE) is HIGH. When LE is  
LOW, the data that meets the setup time is latched. Data appears on the  
bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus  
output is in the high impedance state.  
http://onsemi.com  
Features  
PDIP−20  
Eight Latches in a Single Package  
3−State Outputs for Bus Interfacing  
Outputs Source/Sink 24 mA  
N SUFFIX  
CASE 738  
1
ACT373 Has TTL Compatible Inputs  
Pb−Free Packages are Available  
SOIC−20W  
DW SUFFIX  
CASE 751D  
V
O
D
D
O
O
D
D
O
4
LE  
11  
CC  
7
7
6
6
5
5
4
1
20  
19  
18  
17  
16  
15  
14  
12  
13  
TSSOP−20  
DT SUFFIX  
CASE 948E  
1
1
2
3
4
5
6
7
9
8
10  
OE  
O
D
D
O
O
D
D
O
3
GND  
0
0
1
1
2
2
3
Figure 1. Pinout: 20−Lead Packages Conductors  
SOEIAJ−20  
M SUFFIX  
CASE 967  
(Top View)  
1
PIN ASSIGNMENT  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
PIN  
FUNCTION  
dimensions section on page 8 of this data sheet.  
D −D  
Data Inputs  
0
7
LE  
Latch Enable Input  
Output Enable Input  
3−State Latch Outputs  
DEVICE MARKING INFORMATION  
See general marking information in the device marking  
section on page 9 of this data sheet.  
OE  
O −O  
0
7
D
D
D
D
D
D
D
D
6 7  
0
1
2
3
4
5
LE  
OE  
O
O O O O O O O  
1 2 3 4 5 6 7  
0
Figure 2. Logic Symbol  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 − Rev. 8  
MC74AC373/D  

与MC74AC373MR2相关器件

型号 品牌 获取价格 描述 数据表
MC74AC373N ONSEMI

获取价格

Octal Transparent Latch with 3−State Outputs
MC74AC373N MOTOROLA

获取价格

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS
MC74AC373NC MOTOROLA

获取价格

暂无描述
MC74AC373NG ONSEMI

获取价格

Octal Transparent Latch with 3−State Outputs
MC74AC374 ONSEMI

获取价格

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
MC74AC374 MOTOROLA

获取价格

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
MC74AC374DT ONSEMI

获取价格

暂无描述
MC74AC374DTR2 ONSEMI

获取价格

Octal D−Type Flip−Flop with 3−State Outputs
MC74AC374DTR2G ONSEMI

获取价格

Octal D−Type Flip−Flop with 3−State Outputs
MC74AC374DW ONSEMI

获取价格

Octal D−Type Flip−Flop with 3−State Outputs